Yamaha-RXV-530-RDS-Schematic电路原理图.pdf
《Yamaha-RXV-530-RDS-Schematic电路原理图.pdf》由会员分享,可在线阅读,更多相关《Yamaha-RXV-530-RDS-Schematic电路原理图.pdf(7页珍藏版)》请在收音机爱好者资料库上搜索。
1、ABCDEFGHIJKL RX-V530/RX-V530RDS/HTR-5550/HTR-5550RDS/DSP-AX530 RX-V430/RX-V430RDS/HTR-5540/HTR-5540RDS/DSP-AX430 67 SCHEMATIC DIAGRAM (FUNCTION 1/2) 1 2 3 4 5 6 7 8 9 # All voltages are measured with a 10M/V DC electric volt meter. # Components having special characteristics are marked s and must be
2、 replaced with parts having specifications equal to those originally installed. # Schematic diagram is subject to change without notice. x: NOT USED O:USED / APPLICABLE IC302: BD3811K1 Sound Processor 73, 74 VCR L/RCD-R L/R 71, 72 47k CD-R L/R 47k CD L/R 47k TUNER L/R 47k V-AUX L/R AUDIO INPUT 47k V
3、CR L/R 47k D-TV L/R 47k DVD L/R -1 47k 47k INPUT ATT 0, -6, -12, -18dB BASS BOOST 0, 4, 8, 12dB BASS 14dB 2dB step TREBLE 14dB 2dB step OUTPUT GAIN 0.5 - 18dB 2dB step MASTER VOLUME 0 - 100dB 1dB step + + 79, 80 1, 2 77, 78 9, 10 7, 8 5, 6 3, 4 W L 47k C SW OUT DIGITAL CONTROL L R 19 17 6 CH INPUT F
4、ROM DSP TO DSP 47k + + RR 47k RL C OUT 47k + + R 47k L 16 15 13 14 24 22 RR OUT + + RL OUT 47k R 47k RL 47k RR 47k C 47k CH2 SW 2124262527284647 48 + + R OUT + + L OUT 35 36 38 37 57 55 -COM Hi Level 2.2V Low Level1.0V IC303, 304: PC4570G2 Dual OP-Amp + OUT1 IN1 VCC +VCC OUT2 1 2 3 45 +IN1IN2 +IN2 +
5、 6 7 8 IC305: MM74HC4053SJX Triple 2-Channel Analog Multiplexer 16 11 10 4 7 OUT/IN AX or AY VSS 8 GND C B A VCC 3 CY 5 CX 1 BY 2 BX IN/OUT 13 AY 12 AX TO Logic Level Conversion Logic Level Conversion Logic Level Conversion OUT/IN CX or CY OUT/IN BX or BY 9INH Logic Level Conversion Binary to 1 of 2
6、 Decoders with INHBIT Binary to 1 of 2 Decoders with INHBIT Binary to 1 of 2 Decoders with INHBIT YG TG TB TC TG IC306: NJM78L05A-T3 Voltage Regulator INPUT OUTPUT GND Point 6 emitter of Q309 and collector of Q308 POWER ON (Connect the power cord) POWER OFF (Disconnect the power cord) A Q309 E B Q30
7、8 C Point 1 Pin 13 of IC301 MAIN CPU MUTE SOUND PROCESSOR RESET : RX-V530/RX-V530RDS/HTR-5550/HTR-5550RDS/DSP-AX530 only Page 68C1Page 68B1 Page 68B1 RX-V530/RX-V530RDS/HTR-5550/HTR-5550RDS/ DSP-AX530/HTR-5540RDS/RX-V430RDS: Page 72A4 RX-V430/HTR-5540/DSP-AX430: Page 73A4 Page 69F8 Page 69G8 Page 70
8、F1Page 69 to OPERATION (1) A6 5 2 3 6 7 1 5 6 2 3 7 1 8 4 8 4 1 2 A B MAIN L CENTER L REAR L 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6.712.0 -6.712.1 5.6 0 4.9 4.9 0 -5.6 0 7.4 7.4 0 -7.4 -7.4 0 0 0 0
9、 0 0 0 0 0 5.6 0 0 -5.6 0 0 0 0 0 0 0 0 -0.1 12.0 -12.0 0 0 0 12.0 -12.0 0 0.7 0 0 0.7 0 0 1.9 0 0 0 4.7 4.9 4.9 1.2 4.9 4.9 4.9 0.9 1.9 0.6 0 4.7 4.9 0 0.2 0 0 0 4.9 4.9 0 0.1 0 4.9 4.9 4.9 4.9 4.9 0 0 0 0 4.9 0 0 0 0 4.7 2.4 0 2.1 4.9 4.8 0.1 4.8 4.8 0 4.8 4.8 0 4.9 4.7 4.9 0.1 0.1 4.9 4.9 0 4.9 5
10、.0 0 4.9 4.9 4.9 0 0 4.8 0 4.9 0 0 4.9 4.9 4.9 0 0 4.7 0 4.9 0.1 0.4 0 0 0 0 4.9 4.9 -11.9 0 0 0 0 6.8 13.3 0 0.7 5.6 0.7 13.3 13.3 12.6 0 5.6 6.87.3 4.9 5.6 0 0 4.9 4.7 0 0 RX-V530/RX-V530RDS/HTR-5550/HTR-5550RDS/DSP-AX530 RX-V430/RX-V430RDS/HTR-5540/HTR-5540RDS/DSP-AX430 A 1 2 3 4 5 6 7 8 9 BCDEFG
11、HIJKL 68 SCHEMATIC DIAGRAM (FUNCTION 2/2) # All voltages are measured with a 10M/V DC electric volt meter. # Components having special characteristics are marked s and must be replaced with parts having specifications equal to those originally installed. # Schematic diagram is subject to change with
12、out notice. x: NOT USED O:USED / APPLICABLE IC551: LA7956 Video Switch 123456789 VIDEO OUT ABVIN1GNDVIN2VCCVIN3VIN4 DRIVER 6dB AMP CONTROL 4 INPUT 1 OUTPUT VIDEO SWITCH IC571: LC72722 RDS Decoder + + REFERENCE VOLTAGE 57kHz bpf (SCF) CCB TEST PLL (57kHz) ANTIALIASING FILTER SMOOTHING FILTER RAM (24
13、BLOCK DATA) ERROR CORRECTION (SOFT DECISION) SYNC/EC CONTROLLER SYNC DETECT-1 DATA DECODER CLOCK RECOVERY (1187.5Hz) MEMORY CONTROL OSC/DIVIDER VREF CLK(4.332MHz) SYNC DETECT-2 VDDA VSSD VDDD RDS-ID SYNC SYR VSSA MPX IN DO CL DI CE T1 T2 T3 T4 T5 T6 T7 X IN VREF FL OUT C IN X OUT 314 15 19 18 24 156
14、 4 2 20 21 22 23 7 8 9 10 11 16 171312 VOLTAGE SELECTOR POWER RELAY : RX-V530/RX-V530RDS/HTR-5550/HTR-5550RDS/DSP-AX530 only Point 3 Pin 15 of IC571 Page 67C6Page 67C7Page 67C8 Page 71J2Page 71D1 Page 74I5 Page 74K3 3 0 -0.1 -0.1 0 21.2 -21.8 12.1 -13.2 AC 32.9 AC 20.1 AC 13.4 13.3 6.4 6.4 0 13.3 6.
15、4 6.4 0 0.1 0 13.3 0.1 0.8 1.81.9 2.2 2.2 2.2 12.0 5.6 4.9 5.6 0 2.3 12.0 2.9 4.4 0 2.2 0 0 4.9 4.8 0 0 0 4.9 0 12.0 5.7 6.46.4 7.0 0 0.3 3.9 3.9 12.0 3.9 0 3.9 4.9 4.9 6.4 0 6.4 AM/FM TUNER ABCDEFGHIJKL RX-V530/RX-V530RDS/HTR-5550/HTR-5550RDS/DSP-AX530 RX-V430/RX-V430RDS/HTR-5540/HTR-5540RDS/DSP-AX
16、430 69 SCHEMATIC DIAGRAM (OPERATION) 1 2 3 4 5 6 7 8 9 # All voltages are measured with a 10M/V DC electric volt meter. # Components having special characteristics are marked s and must be replaced with parts having specifications equal to those originally installed. # Schematic diagram is subject t
17、o change without notice. FL DRIVER IR REMOTE FL DISPLAY x: NOT USED O:USED / APPLICABLE IC701: LC75712E FLD FL Display Driver DI SHIFT REGISTER CG ROM DC RAM 64 CL63 CE 62 TEST56 VFL55 VDD60 VSS57 RES61 OSCI59 OSCO58 CG RAM AD RAM ADDRESS COUNTER ADDRESS REGISTER GRID CONTROL GRID REGISTER AM1 AM2 A
18、M35 G1 G2 G10 G11 AA1 AA2 AA3 AA4/G16 AA5/G15 AA6/G14 AA7/G13 AA8/G12 BLINK GENERATOR DUTY GENERATOR BLINKCYCLE REGISTER DISPLAY CONTROL DISPLAY REGISTER DUTYCYCLE REGISTER CONTROL INSTRUCTION DECODER DIVIDER TIMING GENERATOR OSC 1 2 35 36 37 38 39 40 41 42 43 44 45 53 54 IC741, 742: PC4570G2 Dual O
19、P-Amp + OUT1 IN1 VCC +VCC OUT2 1 2 3 45 +IN1IN2 +IN2 + 6 7 8 Page 67 to FUNCTION (1) F1 Page 67 to FUNCTION (1) I5 Page 67 to FUNCTION (1) I5 5 6 2 3 7 1 7 1 6 5 2 3 8 4 4 8 L 0 0 0 0 0 0 0 0 0 0 0 0 11.9 -12.0 -12.0 11.9 4.9 4.9 0 4.9 4.9 0.1 4.9 0 4.9 4.9 -28.1 2.5 2.5 -27.4 -27.4 0 0 -20.4 -20.4
20、-20.4 -20.4 -27.4 -29.4 -27.8 0 AC 5.8 -20.4 -28.1 4.9 4.9 4.9 4.9 4.9 4.9 4.9 4.9 4.9 RX-V530/RX-V530RDS/HTR-5550/HTR-5550RDS/DSP-AX530 RX-V430/RX-V430RDS/HTR-5540/HTR-5540RDS/DSP-AX430 A 1 2 3 4 5 6 7 8 9 BCDEFGHIJKL 70 SCHEMATIC DIAGRAM (DSP) # All voltages are measured with a 10M/V DC electric v
21、olt meter. # Components having special characteristics are marked s and must be replaced with parts having specifications equal to those originally installed. # Schematic diagram is subject to change without notice. IC601: MSM514260C-60JS 4Mbit DRAM Timing Generator I/O Controller Output Buffers Inp
22、ut Buffers Input Buffers Output Buffers I/O Controller Column Decoders RAS Refresh Control Clock 14 WE 13 9 9 LCAS29 UCAS A0A8 28 VCC20 VSS21 Sense Amplifiers I/O Selector Memory Cells OE 27 DQ9DQ16 Column Address Buffers Internal Addess Counter Row Address Buffers On Chip VBB Generater Row Deco- de
23、rs Word Drivers 9 9 1616 8 8 8 8 8 8 DQ1DQ8 8 8 IC602: PQ025EZ5MZP Regulator 1Vin3Vo 2Vc 5 GND IC603: PC29M33T-E1 Voltage Regulator 3OUTPUT 1INPUT 2GND Safety Drive Limiter Excessive Electric Current Protection Sudden Current Protection Starter Circuit Driver Standard Voltage Overheat Protection Amp
24、. IC604: CS493292-CLR Audio Decoder Compressed Data Input Interface 17 37 38 32 44 43 42 39 40 41 3 3334352413223121 16151411109836 27 28 29 Digital Audio Input Interface RAM Input Buffer RAM Output Buffer 24-Bit DSP Processing Output Formatter STC RAM Program Memory RAM Data Memory RAM Program Memo
- 配套讲稿:
如PPT文件的首页显示word图标,表示该PPT已包含配套word讲稿。双击word图标可打开word文档。
- 特殊限制:
部分文档作品中含有的国旗、国徽等图片,仅作为作品整体效果示例展示,禁止商用。设计者仅对作品中独创性部分享有著作权。
- 关 键 词:
- Yamaha RXV 530 RDS Schematic 电路 原理图