Yamaha-RXA-700-Service-Manual-Part-3电路原理图.pdf
《Yamaha-RXA-700-Service-Manual-Part-3电路原理图.pdf》由会员分享,可在线阅读,更多相关《Yamaha-RXA-700-Service-Manual-Part-3电路原理图.pdf(37页珍藏版)》请在收音机爱好者资料库上搜索。
1、A 1 2 3 4 5 6 7 8 9 10 BCDEFGHIJKLMN RX-V667/HTR-6063/RX-A700 108 DIGITAL 2/7 All voltages are measured with a 10M/V DC electronic voltmeter. Components having special characteristics are marked and must be replaced with parts having specifications equal to those originally installed. Schematic diag
2、ram is subject to change without notice. 1.8 1.9 3.3 3.3 0 3.3 1.8 1.8 1.8 0 0.60 0 0 0 1.8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1.8 0 3.3 1.1 1.7 1.8 0.6 0.5 0.5 0.4 3.3 1.9 1.9 1.9 1.8 3.3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3.3 0 0 0 0 0 3.3 1.8 0 1.6 1.5 3.3 3.3 1.8 0 0 0
3、0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.7 3.3 3.3 3.1 3.1 0 3.3 3.3 1.5 1.5 1.9 0.4 0 0 0 0.4 0.4 0.5 0.5 3.3 1.8 0 1.8 0 1.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3.3 3.3 2.5 3.1 5.5 0 0 0 0 0 0 0 0 0 0.9 0.9 0.7 0.7 5.0 0 1.9 0.9 3.3 1.2 1.4 2.0 3.3 0 2.5 1.3 1.2 1.6 1.6 3.1 3.3 3.3 0 0 0 3.3
4、3.3 0.7 0.9 0.7 1.3 1.3 3.2 0 3.1 3.3 3.3 3.1 0 0 1.7 3.3 3.3 3.3 3.3 3.3 1.5 3.1 3.1 1.3 3.1 3.1 3.3 3.3 3.3 0 0 0 0 1.80 00 0 0 0 0 0 0 0 0 1.7 1.1 3.4 0.6 0.5 0.5 0.4 0 0 0 0 0 0 0 0 3.1 3.3 3.4 2.5 1.6 3.4 3.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3.1 3.3 2.6 1.7 0.6 0.5 0.5 0.4 1.7 1.2 POINT A XL
5、31 (Pin 81 of IC32) A IC41: ADV7172KSTZ Digital PAL/NTSC video encoder 8 8 RSET1 COMP1 ADV7172/ADV7173 COLOR DATA P0 VREF RSET2 COMP2 P7 DAC E DAC F DAC D DAC A DAC B DAC C BRIGHTNESS AND CONTRAST CONTROL + ADD SYNC + INTERPOLATOR 10 LUMA PROGRAMMABLE FILTER + SHARPNESS FILTER SATURATION CONTROL + A
6、DD BURST + INTERPOLATOR 10 PROGRAMMABLE CHROMA FILTER 10 8 8 8 REAL-TIME CONTROL CIRCUIT SCRESET/RTC MODULATOR + HUE CONTROL 10 10 10 10 10 10 Y U V 8 4:2:2 TO 4:4:4 INTER- POLATOR 1010 SIN/COS DDS BLOCK DAC CONTROL BLOCK DAC CONTROL BLOCK 10 10 10 10 10 10-bit DAC 10-bit DAC 10-bit DAC 10-bit DAC 1
7、0-bit DAC 10-bit DAC 10 M U L T I P L E X E R M U L T I P L E X E R YUV TO RBG MATRIX + YUV LEVEL CONTROL BLOCK I2C MPU PORT HSYNC FIELD/ VSYNC BLANK TTX TTXREQ VAA RESET TELETEXT INSERTION BLOCK YCrCb TO YUV MATRIX CLOCKCSO_HSO VSO CLAMPSCLOCKSDATAALSB VIDEO TIMING GENERATOR GND PAL_NTSC 36 35 34 3
8、3 32 31 30 29 28 27 26 25 13 1415 1617181920 21 22 2324 1 2 3 4 5 6 7 8 9 10 11 12 48 47 46 454439 38 3743 42 41 40 PIN 1 IDENTIFIER TOP VIEW (Not to Scale) ALSB HSYNC FIELD/VSYNC BLANK GND VAA P0 P1 P2 P3 P4 P5 P6 P7 CSO_HSO VAA GND VAA SCLOCK SDATA RSET2 ADV7172/ADV7173 DAC F COMP1 DAC A VAA DAC B
9、 VAA GND VAA DAC C DAC D VAA GND DAC E CLOCK GND VAA VSO RESET PAL_NTSC CLAMP TTXREQ SCRESET/RTC RSET1 VREF COMP2 GND TTX INPUT MUX OUTPUT FIFO AND FORMATTER IC32: ADV7800BSTZ-80 10-bit, SDTV/HDTV 3D comb filter, video decoder and graphics digitizer CLAMP 12 ANTIALIAS FILTER ADC 24 P30 TO P53 GRAPHI
10、CS RGB AIN1 AIN12 CVBS S-VIDEO SCART- (CBVS+RGB) YPrPb TO CVBS OUT FB HS_IN2 VS_IN2 HS_IN VS_IN SOG SOY SCLK SCLK2 SDA SDA2 ALSB INT CLK_IN DE_IN 10 CLAMP ANTIALIAS FILTER ADC 10 CLAMP ANTIALIAS FILTER ADC 10 2D COMB CLAMP DIGITAL INPUT PORT DVI OR HDMI SYNC PROCESSING AND CLOCK GENERATION SERIAL IN
11、TERFACE CONTROL AND VBI DATA COLORSPACE CONVERSION SSPDSTDI ANTIALIAS FILTER ADC 10 10 10 10 10 DAC CORE CLK COMPONENT PROCESSOR (CP) STANDARD DEFINITION PROCESSOR (SDP) DDR/SDR-SDRAM INTERFACE DDR/SDR-SDRAM INTERFACE VBI DATA PROCESSOR (VDP) GAIN CONTROL MACROVISION DETECTION ACTIVE PEAK AND AGC DI
12、GITAL FINE CLAMP AV CODE INSERTION OFFSET CONTROL LLC SFL/SYNC_OUT FIELD/DE VS CS/HS PIXEL DATA P0 TO P53 AV CODE INSERTION FAST BLANK OVERLAY CONTROL VERTICAL PEAKING MACROVISION DETECTION HORIZONTAL PEAKING CTI LTIITOP STANDARD AUTODECTION COLORSPACE CONVERSION 525p/625p SUPPORT 3D COMB TBC MUX 54
13、 VDD CE Pin No. 1 2, 5 3 4 6 Symbol VOUT GND CE NC VDD Description Output Pin of Voltage Regulator Ground Pin Chip Enable Pin No Connection Input Pin Vref 61 32,5 Current Limit VOUT GND IC33: R1172S331B-E2-F CMOS-based positive-voltage regulator IC 1DIR A1 A2 A3 A4 A5 A6 A7 A8 GND Vcc OE B1 B2 B3 B4
14、 B5 B6 B7 B8 2 3 4 5 6 7 8 9 10 20 19 18 17 16 15 14 13 12 11 IC36-40: SN74LVC245APWR Octal bus transceivers with 3-state outputs VDD CE Vref 43 12 Current Limit VOUT GND Pin No. 1 2 3 4 Symbol VOUT GND CE VDD Description Output Pin Ground Pin Chip Enable (H Active) Input Pin IC31: RP130Q181D-TR-F V
15、oltage regulator To DIGITAL 6/7 To DIGITAL 3/7 To DIGITAL 1/7 DIGITAL (1) VIDEO DECODER and I/P VIDEO ENCODER to VIDEO (1)_CB304 Page 118K9 to VIDEO (9)_CB391 (B, G, F models) Page 120C3 A 1 2 3 4 5 6 7 8 9 10 BCDEFGHIJKLMN 109 DIGITAL 3/7 RX-V667/HTR-6063/RX-A700 All voltages are measured with a 10
16、M/V DC electronic voltmeter. Components having special characteristics are marked and must be replaced with parts having specifications equal to those originally installed. Schematic diagram is subject to change without notice. 3.4 1.7 2.3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
17、0 0 0 2.8 2.8 2.8 2.8 2.8 2.8 2.8 2.8 2.8 2.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3.4 3.4 3.4 3.4 3.30.9 1.8 1.8 0 1.2 1.2 1.2 1.6 1.6 3.4 0 0 0 0 0 0 1.4 3.1 0 0 0 2.0 2.8 1.3 1.4 1.3 2.0 2.5 0 0 0 0 0 3.3 0.3 3.3 3.3 3.3 1.0 1.0 2.3 2.3 2.5 2.5 2.4 2.8 2.8 2.8 2
18、.8 2.8 2.8 2.8 2.8 2.8 2.8 2.8 1.4 3.3 2.3 2.3 3.3 3.1 3.1 1.4 2.9 2.8 0 1.7 1.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.4 0.5 0.5 0.7 1.9 1.5 1.7 2.6 3.1 1.5 1.9 0 0 0 0 1.7 1.2 0.6 3.4 3.4 3.4 3.4 3.4 3.4 3.4 3.4 3.4 3.4 3.4 3.4 3.4 3.4 3.4 3.4 3.4 3.4 3.4 3.4 0 0 3.2 3.4 1.2 1.2 1.2 1.2 1.2 1.2
19、 1.2 1.2 1.2 1.2 3.2 3.2 0 1.61.6 3.3 0 3.4 2.8 2.8 2.8 3.1 3.4 3.4 3.4 3.4 3.4 3.4 3.4 2.8 2.9 2.3 2.8 0 0 0 0 0 0 0 0 0 0 1.4 1.4 1.4 3.3 2.3 2.3 2.5 2.4 3.3 3.3 1.0 1.0 3.3 3.3 2.3 2.0 2.8 1.4 1.3 2.3 3.1 3.1 3.1 0.3 0 0 1.7 POINT B XL61 (Pin 3) B VDD CE Pin No. 1 2 3 4 5 Symbol VOUT GND CE NC VD
20、D Description Output Pin of Voltage Regulator Ground Pin Chip Enable Pin No Connection Input Pin Vref 54 21 Current Limit VOUT GND IC63: R1172H121D-T1-F CMOS-based positive-voltage regulator IC 1 3 2 5 4GND VCC IC65: TC7SH125FU Bus buffer IN A G OUT Y IC62: M12L128168A-5TG2T 2 M x 16-bit x 4 banks s
21、ynchronous DRAM 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 VDD DQ0 VDDQ DQ1 DQ2 DQ3 DQ4 VDDQ DQ5 DQ6 VSSQ VSSQ DQ7 VDD LDQM WE CAS RAS CS BA0 BA1 A10/AP A0 A1 A2 A3 VDD 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 VSS VSS DQ15 VSSQ DQ1
22、4 DQ13 VDDQ DQ12 DQ11 VSSQ DQ10 DQ9 VDDQ DQ8 NC UDQM CLK CKE NC A11 A9 A8 A7 A6 A5 A4 VSS L(U)DQM DQ Mode Register Control Logic Column Address Buffer and Counter Row Address Buffer and Refresh Counter Bank D Row Decoder Bank A Bank B Bank C Sense Amplifier Column Decoder Data Control Circuit Latch
23、Circuit Input and Output Buffer Address Clock Generator CLK CKE Command Decoder CS RAS CAS WE To DIGITAL 2/7 To DIGITAL 4/7 To DIGITAL 1/7 To DIGITAL 6/7 DIGITAL (1) To DIGITAL 6/7 To DIGITAL 2/7 No replacement part available. No replacement part available. No replacement part available. FPGA FPGA A
24、 1 2 3 4 5 6 7 8 9 10 BCDEFGHIJKLMN RX-V667/HTR-6063/RX-A700 110 DIGITAL 4/7 All voltages are measured with a 10M/V DC electronic voltmeter. Components having special characteristics are marked and must be replaced with parts having specifications equal to those originally installed. Schematic diagr
- 配套讲稿:
如PPT文件的首页显示word图标,表示该PPT已包含配套word讲稿。双击word图标可打开word文档。
- 特殊限制:
部分文档作品中含有的国旗、国徽等图片,仅作为作品整体效果示例展示,禁止商用。设计者仅对作品中独创性部分享有著作权。
- 关 键 词:
- Yamaha RXA 700 Service Manual Part 电路 原理图