Yamaha-HTR-5063-Schematic电路原理图.pdf
《Yamaha-HTR-5063-Schematic电路原理图.pdf》由会员分享,可在线阅读,更多相关《Yamaha-HTR-5063-Schematic电路原理图.pdf(49页珍藏版)》请在收音机爱好者资料库上搜索。
1、AV RECEIVER 10.04 RX-V567/HTR-5063 Copyright 2010 All rights reserved. This manual is copyrighted by YAMAHA and may not be copied or redistributed either in print or electronically without permission. P.O.Box 1, Hamamatsu, Japan SCHEMATIC DIAGRAMS CONTENTS SCHEMATIC DIAGRAMS DIGITAL Board .9397 OPER
2、ATION Board .9899 MAIN Board . 100101 VIDEO Board . 102104 Each schematic diagram is divided into equal pieces to enable printout by conventional printers. Cut along the guide marks and put them together. Overall location of each schematic diagram is described by the following symbol. 各回路図、一般的使用印刷 大
3、分割。 印刷各回路図、沿切貼合 。 各回路図張合位置以下記号表。 AB CD DIGITAL 1/4 A A B CD AB CD DIGITAL 1/4 AB CD DIGITAL 1/4 AB CD AB CD DIGITAL 1/4 DIGITAL 1/4 A AB CD DIGITAL 1/4 AUpper Left 左上 Guide mark Guide mark B CD DIGITAL 1/4 RX-V567/HTR-5063 RadioFans.CN 收音机爱 好者资料库 A 1 2 3 4 5 BCDEFG DIGITAL 1/5 SCHEMATIC DIAGRAMS CB4
4、CB3CB2 C3C3 0 0 0 0 0 0 0 0 00 0 00 0.6 0 0 0 0 0 0 00 0 00 0.6 0 0 0 0 0 0 00 0 00 0.6 0 0 0 0 0 0 00 0 00 0.6 1.0 0 1.0 1.0 0 1.0 1.0 0 1.0 1.0 0 1.0 0 0 0 0 0 0 1.0 3.4 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.3 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 3.4 0.9 0.9 0.9 0.9 0.9 0.9 0.9 0.9 1.3 0.9 0.9 0.9 0.9 0.9
5、0.9 0.9 1.0 0 1.3 3.4 1.6 1.6 0 3.4 1.3 0 3.0 0 3.1 3.5 3.5 0 3 1 3.4 3.4 0 0 0 0 0 0 0 0 3.4 1.3 2.3 2.3 2.3 2.3 2 3 0 1.0 1.0 0 1.0 1.0 0 1.0 1.0 0 1.0 0 0 0 0 0 0 0.9 0 0.9 0.9 0 0.9 0.9 0 0.9 0.9 0 0.9 0 0 0 0 0 0 1.6 A HDMI 2HDMI 3HDMI 4 HDMI Rx and CEC AB CD DIGITAL 1/5 RX-V567/HTR-5063 RadioF
6、ans.CN 收音机爱 好者资料库 GHIJKLMN RX-V567/HTR-5063 CB1 CB6 IC6 IC10 IC2 IC7 0 0 0 0 00 0 00 0.6 0 0 0 0 0 0 0.9 0 0.9 0.9 0 0.9 0.9 0 0.9 0.9 0 1.0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4.9 4.9 0 5.1 0 4.9 0 4.9 4.95.1 0 1.7 3.4 0 0 1.3 3.4 0 3.3 5.5 5.1 0 3.4 0 0 0 0 0 0 0 0 3.4 0 0 0 0 0 0 0 0 00 0.3 2
7、.4 2.4 4.9 4.9 4.9 3.4 0 1.8 0 0 0 1.8 0 0 0 0 0 1.8 0 0 0 1.8 1.8 0 0 0 0 3.4 1.8 0.3 0.3 0.3 3.0 0.3 0.3 0.3 0.3 0 3.4 2.3 2.3 3.3 3.4 2.8 2.8 0 0 0 0 0 0 0 3.4 0 1.8 0 0 0 0 VDD CE Pin No. 1 2 3 4 5 Symbol CE GND NC VDD VDD VOUT VOUT Description Chip Enable Pin (“H” Active) Ground Pin No Connecti
8、on Input Pin Output Pin Vref 45 12 Current Limit VOUT GND IC13: R1172H501D-T1-F Voltage regulator VDD CE Vref 43 12 Current Limit VOUT GND Pin No. 1 2 3 4 Symbol GND CE Description Output Pin Ground Pin Chip Enable (H Active) Input Pin IC14: RP130Q501D-TR-F Voltage regulator To DIGITAL 3/5 HDMI 1 (B
9、D/DVD) HDMI OUT HDMI Tx SCHMITT TRIGGER AB CD DIGITAL 1/5 RX-V567/HTR-5063 6 7 8 9 10 IC4 IC3 IC5 IC3 IC3 0 0.6 0 0 0 0.6 0 0 3.5 0 0 0.3 0.3 0.3 3.0 0.3 0.3 0.3 0.3 2.3 1.3 3.4 2.3 2.3 2.3 0.3 0.3 0.3 3.0 0.3 3.0 1.3 3.4 3.0 0 3.1 3.5 3.5 0 3.1 2.8 2.8 3.3 0 2.4 2.4 0.4 3.2 3.5 5.0 0 0.6 0 0 0 0.6
10、0 0 0 0 3.4 1.3 2.3 2.3 2.3 2.3 2.3 2.3 0.3 3.0 2.3 3.4 1.3 2.3 0.3 0.3 2.3 2.3 2.3 2.3 0.3 0.3 3.0 0 0 0 1.6 1.7 3.4 0 3.4 3.4 0 0 3.3 0 1.3 0 3.3 POINT A XL1 (Pin 5 of IC4) VDD CE Pin No. 1 2, 5 3 4 6 Symbol GND CE NC Description Output Pin of Voltage Regulator Ground Pin Chip Enable Pin No Connec
11、tion Input Pin Vref 61 32,5 Current Limit VOUT GND IC5: R1172S121D-E2-F Voltage regulator IC7: SiI9134CTU HDMI transmitter CSDA RESET# MCLK S/PDIF SCK WS DE IDCK VSYNC HSYNC SD3:0 DL3:0 DR3:0 D35:0 INT HP CSCL Registers and Configuratio Logic CI2CA Slave Video Data Capture Logic/DE Generator Audio C
12、apture Logic YCbCr to Color Sp Convert 4:2:2 to 4 Conver IC4: SiI9233ACTU HDMI receiver Serial Host Interface (DDC) Serial Host Interface (Local) CECCEC_A CEC_D HPD0 HPD1 HPD2 HPD3 INT ODCK DE HSYNC VSYNC EVNODD SPDIF SCK/DCLK WS MUTEOUT XTALIN XTALOUT MCLK SCDT Q35:0 SD3:0 DR3:0 DR3:0 DSDA0 DSDA1 D
13、SDA2 DSDA3 DSCL0 DSCL1 DSCL2 DSCL3 CSDA CSCL CI2CA R0XC+ R0XC- R0X0+ R0X0- R0X1+ R0X1- R0X2+ R0X2- R0XC+ R0XC- R0X0+ R0X0- R0X1+ R0X1- R0X2+ R0X2- R0XC+ R0XC- R0X0+ R0X0- R0X1+ R0X1- R0X2+ R0X2- R0XC+ R0XC- R0X0+ R0X0- R0X1+ R0X1- R0X2+ R0X2- R0PWR5V R1PWR5V R2PWR5V R3PWR5V RESET# HDCP Registers Vid
14、eo HDCP Unmask Audio HDCP Unmask SCDT Logic Reset Logic HDMI Decode HDMI Receiver Mux SRAM EDID NVRAM Video Processing Audio Processing APLL Auto Video Configuration Video Output Format Audio Output Audio Clock Regeneration S/PDIF Output I2S/ DSD Output Up/Down Sampling Deep Color Color Space Conver
15、ter HDPC Engine Hot Plug Controller Embedded HDCP Keys RPI Registers and State Machine Configuration and Status Registers A/V Split Auto Audio/ Exception 1DIR A1 A2 A3 A4 A5 A6 A7 A8 GND Vcc OE B1 B2 B3 B4 B5 B6 B7 B8 2 3 4 5 6 7 8 9 10 20 19 18 17 16 15 14 13 12 11 IC2: SN74LVC245APWR Octal bus tra
16、nsceivers with 3-state outputs IC6: TC7WHU04FU Triple inverter 8 1 1A VCC 7 2 3Y 1Y 6 3 2A 3A 5 4 GND 2Y VDD VOUT 1 2 3 NC IN A GND 4 5 OUT Y VCC A L H Y H L IC3: TC7SH04FU-TE85L Inverter No replacement part available. 部品供給 No RX-V567/HTR-5063 AB CD DIGITAL 1/5 93 All voltages are measured with a 10
17、M/V DC electronic voltmeter. Components having special characteristics are marked and must be replaced with parts having specifications equal to those originally installed. Schematic diagram is subject to change without notice. 電圧、内部抵抗 10M電圧計測定。 印部品、安全性確保部品示。部品交換必要場合、 記載部品使用。 本回路図標準回路図。改良予告変更。 IC11
18、IC2 IC7 IC8 IC14 IC9 IC13 CB7 0 0 0 0 00 3.3 0 1.7 0 0 1.7 0 0 2.9 1.7 0 0 1.3 0 0 0 0 0 5.5 5.5 5.0 5.5 0 3.3 5.0 1.9 1.9 5.5 6.7 2.3 0 0 0.9 1.1 3.3 3.4 3.4 5.5 8.0 2.3 0 0 1.0 1.2 3.3 5.5 0 5.5 1.8 3.0 0.3 0.3 2.3 2.3 2.3 2.3 0.3 0.3 2.3 0 3.0 3.4 2.3 3.0 0.3 2.3 2.3 2.3 2.3 2.3 2.3 1.8 0 1.8 0.3
19、 0.3 0.3 0 3.4 2.3 2.3 2.3 2.3 0.3 0.3 0.3 3.0 0.3 0 3.4 0 1.8 0 0 0 0 0 0 0 0 0 0 0 IC8, 9: BD9323EFJ-E2 1-channel step down DC/DC converter IBIAS ERR FB EN BST OUTPUT VIN SW GND OPEN AUTOMATIC STARTUP COMP SS VREFVREGOSC TSD S DRV R LOGIC SLOPE Soft Start UVLO VCC 5V 12V 8 6 PWM OCP LVS LVS 7 1 5
20、4 3 2 VOUTVIN Control GND 1 45 2 IC10: NJM2867F3-05 (TE1) Low dropout voltage regulator Bandgap Reference Thermal Protection U er XOR Mask DSCL DSDA EXT_SWING Tx0 Tx1 Tx2 TxC INT HPD Registers and Configuration Logic HDCP Keys EEPROM E-DDC Master CI2CA Slave Video Data Capture Logic/DE Generator HDC
21、P Encryption Engine HDMI 1.3 TMDS Core Audio Capture Logic YCbCr to RGB Color Space Converter/ 4:2:2 to 4:4:4 Converter IC11: TC74VHC157FT Quad 2-channel multiplexer SELECT1 1A2 1B3 1Y4 2A5 2B6 2Y7 GND8 Vcc16 ST15 4A14 4B13 4Y12 3A11 3B10 3Y9 ASG BA YB AY BA YYB To DIGITAL 3/5 To DIGITAL 2/5 No repl
22、acement part available. 部品供給 No replacement part available. 部品供給 SELECTOR to VIDEO (3)_W3801 Page 104I8 AB CD RX-V567/HTR-5063 DIGITAL 1/5 A 1 2 3 4 5 BCDEFGH RX-V567/HTR-5063 DIGITAL 2/5 CB20 CB21 IC20 IC21 CB22 CB23 CB24 0 3.4 5.0 3.4 0 0 0 3.3 3.3 3.3 0 3.4 0 4.9 3.4 3.4 3.4 0 0 0 0 1.5 3.3 0 0 0
23、 3.3 0 0 -11.8 0 0 0 0.7 0 3.4 3.2 1.2 0 0.4 3.3 3.4 3.3 0 3.4 5.5 5 5 3.4 0 3.43.4 3.4 3.4 3.4 3.4 0 0 0 0 3.4 3.3 00 3.4 3.4 3.4 3.4 0 0 3.3 3.3 3.3 3.3 3.3 3.3 0 3.3 3.3 3.3 3.3 0 3.3 3.4 0 3.3 0 0 0 3.4 3.3 0 0 0 0 3.3 0 0 0 3.3 3.4 3.3 0 3.4 3.3 0 0 0 3.3 0 0 0 3.3 0 1.2 3.4 0.6 0.6 0 3.4 0 0 0
24、 0 3.3 3.3 3.3 3.4 0 3.3 0 0 3.4 3.3 3.4 3.4 0 3.3 3.3 0 3.3 3.3 3.4 0 R201 RX-V567 HTR-5063 2.2K 3.9K MICROPROCESSOR to OPERATION (1)_CB401 Page 98H9 to MAIN (1)_CB156 Page 101K8 to VIDEO (3)_CB382 Page 104I9 to MAIN (5)_CB157 Page 100K7 AB CD DIGITAL 2/5 RX-V567/HTR-5063 HIJKLMN IC21 CB25 5.5 5.5
- 配套讲稿:
如PPT文件的首页显示word图标,表示该PPT已包含配套word讲稿。双击word图标可打开word文档。
- 特殊限制:
部分文档作品中含有的国旗、国徽等图片,仅作为作品整体效果示例展示,禁止商用。设计者仅对作品中独创性部分享有著作权。
- 关 键 词:
- Yamaha HTR 5063 Schematic 电路 原理图