Philips-CQJS-7300-K-Service-Manual电路原理图.pdf
《Philips-CQJS-7300-K-Service-Manual电路原理图.pdf》由会员分享,可在线阅读,更多相关《Philips-CQJS-7300-K-Service-Manual电路原理图.pdf(33页珍藏版)》请在收音机爱好者资料库上搜索。
1、GeneralPower Supply DC 12V (11V - 16V),Test Voltage 13.2VNegative GroundCurrent Consumption Less than 3.0A (at 0.5W)Power Output 35W4chAM RadioFrequency Range 530 - 1,620kHzUsable Sensitivity 276dB/VSignal to Noise Ratio More than 45dBFM Stereo RadioFrequency Range 87.9 - 108.0MHzUsable Sensitivity
2、(Monaural) 66dB/VSignal to Noise Ratio More than 50dBCQ-JS7300KAM/FM/MPX ELECTRONIC TUNINGRADIO with CD PlayerPART No. 08600-00983ID CODE : 52800VEHICLE : COROLLADESTINATION : BrazilPRODUCED AFTER : Aug., 2003CD (YGFD15257)Signal to Noise Ratio More than 70dB (IHF-A)Cannel Separation More than 70dB
3、(IHF-A)Dimensions* (WHD) 17850155.5mmWeight* 1180g* Specifications and the design are subject to possible modificationwithout notice due to improvements.* Dimensions and Weight shown are approximate.Specifications*1 FEATUERS 22 SYSTEM BLOCK DIAGRAM 23 VIEW AND CONNECTORS 34 WIRING CONNECTION 45 BLOC
4、K DIAGRAM 56 TERMINALS DESCRIPTION 67 IC BLOCK DIAGRAM 8 PLL (Phase Locked Loop) synthesized tuning. 18-station preset (12-FM, 6-AM). Adjustable VOL, BAS, TRE, FAD and BAL. NCD-9 CD Deck. 12cm CD only. Compatible with Audio CD, CD-R and CD-RW.8 REPLACEMENT PARTS LIST 99 EXPLODED VIEW (Unit) 1310 WIR
5、ING DIAGRAM 1411 SCHEMATIC DIAGRAM-1 1712 SCHEMATIC DIAGRAM-2 1913 MEMO 21CONTENTSPage Page1 FEATUERS2 SYSTEM BLOCK DIAGRAM2CQ-JS7300K3 VIEW AND CONNECTORS3CQ-JS7300K4 WIRING CONNECTION4CQ-JS7300K5 BLOCK DIAGRAM5.1. Main/Display Block5CQ-JS7300K6.1. Main BlockIC601 : C2CBHG000130PinNo.Signal Descrip
6、tion I/O (V)FM AM CD1 BEEP BEEP output (3kHz/100ms) O 0 0 02 PW-STBY2Power supply IC STBY2output (H: Power supply ICON)O 5.0 5.0 5.13 TEL MUTE External TEL MUTE input(L:TEL MUTE. )I 5.0 5.0 5.14 FIX.SACTIVEFIX-EQ soft select detectionsignalI 0 0 05 AMP-STBY Power ICSTBY output(H:Power IC ON)O 5.0 5.
7、0 5.16 FIX-DATA(NC)No Connection - - - -7 FIX-CLK(NC)No Connection - - - -8 ADSCLK(NC)No Connection - - - -9 RDSDATA(NC)No Connection - - - -10 NC No Connection - - - -11 RESET CPU reset input (L: Reset) I 5.0 5.1 5.112 XT1(SUB) Sub-clock oscillationterminal 32.768kHz- 2.6 2.6 2.613 XT2(SUB) Sub-clo
8、ck oscillationterminal 32.768KHz- 2.1 2.1 2.214 GND (Connecting to GND) - 0 0 015 X2(MAIN) Main clock oscillationterminal 12.396875MHz- 2.4 2.4 2.516 X1(MAIN) Main clock oscillationterminal 12.396875MHz- 2.2 2.2 2.317 REGOFF (Connecting to GND) - 0 0 018 REGC Regulator output stabilitycapacity conne
9、ction- 5.0 5.0 5.119 VDD Positive power supply - 5.0 5.0 5.120 NC No Connection - - - -21 DATA IN Input for CD-R reading I 0 0 022 DATACONTOutput for CD-R reading O 0 0 023 NC No Connection - - - -24 NC No Connection - - - -25 NC No Connection - - - -26 NC No Connection - - - -27 NC No Connection -
10、- - -28 AMPMUTEPower IC Mute: All audioMuteO 0 0 029 NC No Connection - - - -30 SEC-CLK External E2PROM clockoutput H/LO 0 0 031 SEC-CS External E2PROM chipselect signalO 0 0 032 SEC-DATA E2PROM data output (H/L) O 0 0 033 SEC-DI E2PROM data input (H/L) I 0 0 034 NC No Connection - - - -35 NC No Con
11、nection - - - -36 LCD DATA LCD driver data output(H/L)O 0 0 037 LCD CE LCD driver chip selectionsignalO 0 0 038 LCD SCK LCD driver clock pulseoutputO 0 0 039 LCD DI LCD driver data entry (H/L) I 5.1 5.1 5.240 VSS (Connecting to GND) - 0 0 041 VDD Positive power supply - 5.0 5.1 5.242 VOL-B Volume en
12、coder B input(H/L)I 5.1 0.5 0.6PinNo.Signal Description I/O (V)FM AM CD43 VOL-A Volume encoder A input(H/L)I 5.1 0.5 0.644 NC No Connection - - - -45 NC No Connection - - - -46 SET-S0 Destination matrix output 0 O 0 0 047 SET-S1 Destination matrix output 1 O 0 0 048 SET-S2 No Connection - - - -49 SE
13、T-S3 No Connection - - - -50 SET-R0 Destination matrix input 0 I 0 0 051 SET-R1 Destination matrix input 1 I 0 0 052 SET-R2 Destination matrix input 2 I 0 0 053 SET-R3 Destination matrix input 3 I 0 0 054 RDSMUTE(NC)No Connection - - - -55 ST IND Radio stereo indicator input I 5.2 5.2 5.356 NC No Co
14、nnection - - - -57 TU SCL Tuner packing clock pulseoutput (H/L) PLL clockO 5.0 5.0 5.258 VOL SDA Data output with built-intuner packing E-VOLO 0 0 059 VOL CLK Clock with built-in tunerpacking E-VOLO 0 0 060 VOL STB Strobing with built-in tunerpacking E-VOL signalO 0 0 061 TU DO Tuner packing SD inpu
15、tsignal (L)I 5.2 5.2 5.362 NC No Connection - - - -63 TU SDA Tuner packing data I/O(H/L)O 5.2 5.2 5.364 CD/RESET CD reset signal output(L:CD reset)O 5.0 5.0 5.165 CD CLK CD deck serialcommunications clock pulseoutputO 5.0 5.0 5.166 CD SOM CD deck serialcommunications data inputI 5.2 5.2 2.367 CD SIM
16、 CD deck serialcommunications data outputO 5.0 5.0 068 SW3 NCD-9 SW3 input (L: Disk) I 5.2 5.2 069 SW1 NCD-9 SW1 input (L: Disk) I 5.2 5.2 070 CD-ON H: CD deck CPUcommunicateO 0 0 5.171 LCD-PWM LCD backlight dimmeroutputO 0 0 072 ILL-PWM Illumi. dimmer output O 5.0 5.0 5.273 GND(Vpp) GND connection
17、- 0 0 074 RE0-IN Input of voltage of Leo stud(A/D input)I 0 0 075 NC No Connection - - - -76 VCONT Radio packing VCONTinput (A/D input)I 0.8 1.2 1.377 GA NETCONTGA-ENT Circuit PowerSupplyO - - -78 RAMJD Ram judge input I 0 0 079 MP RDS multipass input (A/Dinput)I 0 0 080 NOISE RDS noise voltagedetec
18、tion (A/D input)I 0 0 081 SET EQ (L: Output) O 0 0 082 AVDD Analog VDD power supply - 5.1 5.1 5.283 AVREF Reference voltage input foranalog to digital conversion- 5.3 5.3 5.484 AVSS (Connecting to GND) - 0 0 085 IE-BUSOUTGA-NET data entry I 0 0 086 IE-BUS IN GA-NET data output O 0 0 087 ACC DET H:AC
19、C ON L:ACC OFF I 5.3 5.3 5.46 TERMINALS DESCRIPTION6CQ-JS7300KPinNo.Signal Description I/O (V)FM AM CD88 ILL DET Ilmi input (L: Input) I 5.0 5.0 5.289 NC (Connecting to GND) I 0 0 090 NC (Connecting to GND) I 0 0 091 NC (Connecting to GND) I 0 0 092 +B DET H:+B ON L:+B OFF I 5.3 5.3 5.493 CD EJECT H
20、:CD-EJ OFF L:CD-EJ ON I 5.0 5.0 5.194 (SIO) L: input O - - -95 NC No Connection - - - -96 NC No Connection - - - -97 PW-SCK Power supply IC clockoutput (H/L)O 0 0 098 PW-DATA Power supply IC dataoutputO 0 0 099 PW-LATCHPower supply IC data latchsignal outputO 5.0 5.0 5.1100 PW-STBY Power supply IC S
21、TBYoutputO 5.0 5.0 5.16.2. Display BlockIC901 YEAMLC75853Pin No. Name Description I/O Volt (V)132 S1S32 LCD Segment O 2.53340 (NC) No Connection - -41 COM1 LCD Common O 2.542 COM2 LCD Common O 2.543 COM3 LCD Common O 2.54447 KS1KS4 Key Data Output O 2.548,49 (NC) No Connection - -5053 K11K14 Key Dat
22、a Input I 054,55 TEST (Connect to Ground) - 056 VDD +5V Power Supply - 5.257 VDD1 +5V Power Supply - 3.558 VDD2 +5V Power Supply - 1.959 VSS (Connect to Ground) - 060 OSC CR Oscillator - 4.161 DO LCD Data Output O 5.362 CE Chip Enable I 063 CLK LCD Clock Input I 064 DI LCD Data Input I 07CQ-JS7300KI
23、C300 C1BA00000201IC603 MN1382RTXIC701 C1EB000000847 IC BLOCK DIAGRAM7.1. Main Block8CQ-JS7300K8 REPLACEMENT PARTSLISTNotes :1. Be sure to make your orders of replacement partsaccording to this list.2. Important safety notice: Components, identified by markhave special characteristics important for s
24、afety. Whenreplacing any of these components, use onlymanufacturers specified parts.3. Location keys in the remarks column indicates the generallocation of the parts shown in the exploded drawing, as in aroad map.4. The marking (RTL) indicates that Retention Time is limitedfor this item. After the d
- 配套讲稿:
如PPT文件的首页显示word图标,表示该PPT已包含配套word讲稿。双击word图标可打开word文档。
- 特殊限制:
部分文档作品中含有的国旗、国徽等图片,仅作为作品整体效果示例展示,禁止商用。设计者仅对作品中独创性部分享有著作权。
- 关 键 词:
- PhilipsCQJS7300KServiceManual 电路 原理图