onkyo_cr-315.pdf

上传人：happyharycui

文档编号：180738

上传时间：2023-08-13

格式：PDF

页数：67

大小：4.11MB

《onkyo_cr-315.pdf》由会员分享，可在线阅读，更多相关《onkyo_cr-315.pdf（67页珍藏版）》请在收音机爱好者资料库上搜索。

1、CR-315/315DAB SERVICE MANUALSERVICE MANUAL RC-660S CD RECEIVER CR-315 for CS-315 Black and Silver models MODEL CR-315 MODEL CR-315DAB 230V AC, 50Hz 120V AC, 60Hz B MPP, S MPP S MDC Ref. No. 3963 082006 CR-315DAB for CS-315UK Silver model CR-315 Silver model S MPB230V AC, 50Hz 220 - 230V AC, 50/60Hz

2、120V AC, 60Hz S MGT, S MGQ S MDT SAFETY-RELATED COMPONENT WARNING! COMPONENTS IDENTIFIED BY MARK ON THE SCHEMATIC DIAGRAM AND IN THE PARTS LIST ARE CRITICAL FOR RISK OF FIRE AND ELECTRIC SHOCK. REPLACE THESE COMPONENTS WITH ONKYO PARTS WHOSE PART NUMBERS APPEAR AS SHOWN IN THIS MANUAL. MAKE LEAKAGE-

3、CURRENT OR RESISTANCE MEASUREMENTS TO DETERMINE THAT EXPOSED PARTS ARE ACCEPTABLY INSULATED FROM THE SUPPLY CIRCUIT BEFORE RETURNING THE APPLIANCE TO THE CUSTOMER. CR-315/315DAB SERVICE PROCEDURE-1 PROTECTION OF EYES FROM LASER BEAM DURING SERVICING This set employs a laser. Therefore, be sure to fo

4、llow carefully the instructions below when servicing. WARNING! SERVICE WARNING : DO NOT APPROACH THE LASER EXIT WITH THE EYE TOO CLOSELY. IN CASE IT IS NECESSARY TO CONFIRM LASER BEAM EMISSION, BE SURE TO OBSERVE FROM A DISTANCE OF MORE THAN 30cm FROM THE SURFACE OF THE OBJECTIVE LENS ON THE OPTICAL

5、 PICK-UP BLOCK. Laser Diode Properties Material: GaAS/GaALAs Wavelength: 780nm Laser output: max. 0.5mW* Emission Duration: continuous *This output is the value measured at a distance about 1.8mm from the objective lens surface on the Optical Pick-up Block. LASER WARNING LABEL The label shown below

6、are affixed. 1. Warning label 2. Class 1 label CLASS 1 LASER PRODUCT LUOKAN 1 LASERLAITE KLASS 1 LASER APPARAT SERVICE PROCEDURE 1. Replacing the fuses This symbol located near the fuse indicates that the fuse used is show operating type, For continued protection against fire hazard, replace with sa

7、me type fuse , For fuse rating, refer to the marking adjest to the symbol. Ce symbole indique que le fusible utilise est e lent. Pour une protection permanente, nutiliser que des fusibles de meme type. Ce demier est indique la qu le present symbol est apposre. REF.NO. F901 F901 F901 F901 F901 F901 P

8、ART NAME FUSE FUSE FUSE FUSE FUSE FUSE DESCRIPTION 0.5A-SE-EAWK 1.25A-T/UL-ST2 0.5A-SE-EAWK 1.25A-T/UL-ST2 0.5A-SE-EAWK 0.5A-SE-EAWK PART NO 252063GR 252251GR 252063GR 252251GR 252063GR 252063GR : CR-315 European model : CR-315 Canadian model : CR-315 Asian model : CR-315 Taiwanese model : CR-315 Ho

9、ng kong model : CR-315DAB British model REMARK !, !, !, !, !, !, CR-315/315DAB SERVICE PROCEDURE-2 Clear SYS :1.05 FL Display Main:06628a Serv:05805a Sub :03506a CR315 EU R CheckSum:E338 FL Display 2. Initialize the unit (1) Press and the hold down the STOP button, then press the STANDBY/ON button a

10、t power on state. Preset memory and each mode stored in the memory, are initialized and will return to the factory settings. (2) Disconnect the AC power cord from a wall outlet. 3. Check version of microprocessor. Main microprocessor (Q709), Servo microprocessor (Q101), Sub microprocessor (Q801). (1

11、) Press and the hold down the DISPLAY button, then press the STANDBY/ON button at power on state. (2) Press the INPUT button. (3) Press the INPUT button. (4) Press the INPUT button. (5) Press the INPUT button. (6) Press the INPUT button. (7) Press the STANDBY/ON button. (8) Disconnect the AC power c

12、ord from a wall outlet. Standby Main microprocessor version Standby Sub microprocessor version Servo microprocessor version Release version Check sum Model when GFS is high, this pin outputs a high signal. If GFS is low eight consecutive samples, this pin outputs low. Or input when LKIN = 1. Spindle

13、 motor servo control output. Disc innermost detection signal input. I/O digital GND. Sled drive output. Sled drive output. CR-315/315DAB IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS-5 Q206 : CXD3014R (CD Digital Signal Processor with Built-in RF Amplifier and Digital Servo + Digital High & Bass Boost

14、 + CODEC)-3/4 TERMINAL DESCRIPTION (Continued) Pin No.Pin nameI/ODescription 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 TFDR TRDR FFDR FRDR IOVDD1 AVD1 AVS1 E F TEI TEO FEI FEO VC A B C D AVD2 RFDCO PDSENS AC

15、_SUM EQ_IN LD PD RFC AVS2 RFACO RFACI AVD3 BIAS ASYI ASYO VPCO VCTL AVS3 CLTV FILO FILI PCO DVSS6 DVDD6 SRAMSTB DVDD1 DVSS1 O O O O - - - I I I O I O I/O I I I I - I/O I O I O I I - O I - I I O O I - I O I O - - I - - Tracking drive output. Tracking drive output. Focus drive output. Focus drive outp

16、ut. I/O digital power supply. Analog power supply. Analog GND. E signal input. F signal input. Tracking error signal input to DSSP block or F input. Tracking error signal output from RF amplifier block. Focus error signal input to DSSP block or A input. Focus error signal output form RF amplifier bl

17、ock. Center voltage output from RF amplifier block. Center voltage input to DSSP block by command switch. A signal input. B signal input. C signal input. D signal input. Analog power supply. RFDC signal output. RFDC signal input to DSSP block by command switch. Reference voltage pin for PD. RFAC sum

18、ming amplifier output. Equalizer circuit input. APC amplifier output. APC amplifier input. Equalizer cut-off frequency adjustment pin. Analog GND. RFAC signal output. RFAC signal input or EFM signal input. Analog power supply. Asymmetry circuit constant current input. Asymmetry comparator voltage in

19、put. EFM full-swing output. (Low = VSS, High = VDD) Wide-band EFM PLL charge pump output. Wide-band EFM PLL VCO2 control voltage input. Analog GND. Multiplier VCO1 control voltage input. Master PLL (slave = digital PLL) filter output. Master PLL filter input. Master PLL charge pump output. Internal

20、digital GND. Internal digital power supply. Normally low. Internal digital power supply. Internal digital GND. CR-315/315DAB IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS-6 Q206 : CXD3014R (CD Digital Signal Processor with Built-in RF Amplifier and Digital Servo + Digital High & Bass Boost + CODEC)-4/

21、4 TERMINAL DESCRIPTION (Continued) Pin No.Pin nameI/ODescription 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 TEST1 DATA CLOK2 DVSS7 DVDD7 TEST2 TEST3 TEST4 TEST5 TEST6 DVSS2 DVDD2 IOVDD2 DOUT TEST TES1 IOVSS2 PLLAVD PLLAVS X

22、VSS XTAO XTAI XVDD AVD4 AOUT1 VREFL AVS4 AVS5 VREFR AOUT2 AVD5 IOVDD3 IOVSS3 I I/O I - - I I O I I - - - O I I - - - - O I - - O O - - O O - - - Test mode set. CPU I/F ARC (DATA). CPU I/F ARC (CLK). Internal digital GND. Internal digital power supply. Test pin. Normally GND. Test pin. Normally GND.

23、Open. Test pin. Normally GND. Test pin. Normally GND. Internal digital GND. Internal digital power supply. I/O digital power supply. Digital Out output. Test pin. Normally GND. Test pin. Normally GND. I/O digital GND. PLL cell power supply. PLL cell GND. Master clock GND. Crystal oscillation circuit

24、 output. Crystal oscillation circuit input. Master clock power supply. Analog power supply. Lch analog output. Lch reference voltage. Analog GND. Analog GND. Rch reference voltage. Rch analog output. Analog power supply. I/O digital power supply. I/O digital GND. CR-315/315DAB IC BLOCK DIAGRAMS AND

25、TERMINAL DESCRIPTIONS-7 Q401 : R2S15211FP (8 ch Electronic Volume and 11 Input Selector and Tone Control)-1/3 SYSTEM BLOCK DIAGRAM Lout REC Lch Rout Input ATT Out L for ADC REC AGND Out R for ADC Rch AVCC Multi Rin Multi Lin 3 4 5 6 7 8 9 1 2 Tone Rch Tone Bass & Lch Tone 10 11 3 4 5 6 7 8 9 1 2 10

26、11 SLout Multi SLin Multi SRin Cout SWout Multi Cin Multi SWin SBLout Multi SBLin Multi SBRin AVEE SUB SUB MCU I/F CLOCKDATA Bass & Volume Volume Input ATT mono SBRout SRout Volume Volume Volume Volume Volume Volume Volume Volume Input selectorInput selector Volume Volume Treble Treble CR-315/315DAB

27、 IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS-8 Q401 : R2S15211FP (8 ch Electronic Volume and 11 Input Selector and Tone Control)-2/3 BLOCK DIAGRAM AND PIN CONFIGURATION AGND 5-C AGND 3-C AGND 1-C CLOCK AVCC INLB/RECL2 INRB/RECR2 INR11/RECR5 INL10/RECL4 RECR3 INL11/RECL5 FLIN1 RECL3 CIN1 FRIN1 SLIN1

28、SWIN1 ADCL ADCR FLIN2 FRIN2 SLIN2 SRIN2 CIN2 SWIN2 SBLIN2 SBRIN2 BASSR2 TRER BASSR1 TREL BASSL1 BASSL2 FLOUT 6-C FLC FROUT AGND FRC DATA SBLIN1 SRIN1 SBRIN1 1-OUT (SBL OUT) DGND 2-OUT (SBR OUT) 3-OUT (C OUT) 2-C 4-OUT (SW OUT) 5-OUT (SL OUT) 4-C 6-OUT (SR OUT) INL5 INL1 INR1 INL2 INR2 INL3 INR3 INL4

29、 INR4 INR5 INL6 INR6 INL7 INR7 INL8 INR8 INLA/RECL1 INRA/RECR1 INL9 INR9 AVEE SUBR SUBL MONO INR10/RECR4 65666768697071727374757677787980 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 64 63 62 61 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 1 2 3 4 403938373635343332313029282

30、72625 AVCC MCU I/F MAIN SUB REC ATT Bass / Treble +16-95dB (1dBstep) +16-95dB (1dBstep) +16-95dB (1dBstep) +16-95dB (1dBstep) +16-95dB (1dBstep) +16-95dB (1dBstep) Tone +160dB (1dBstep) Tone Bass / Treble -14+14dB (2dB step) 0-95dB (1dBstep) +160dB (1dBstep) 0-95dB, -14+14dB (1dBstep) (2dB step) 0/-

31、6/-12/-18dB CR-315/315DAB IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS-9 Q401 : R2S15211FP (8 ch Electronic Volume and 11 Input Selector and Tone Control)-3/3 TERMINAL DESCRIPTION PIN No.NameFunction 42DATA 43CLOCK 35,34, 33,32, 31,30, 29,28 71RECR3 23,27 21,22, 25,26 19,17, 14,12, 9,7, 4,2 FROUT,FLO

32、UT, 6-OUT,5-OUT, 4-OUT, 3-OUT, 2-OUT,1-OUT 73,74, 75,76, 77,78, 79,80 20,16, 15,11, 10,6, 5,1 46,48,50, 52,54,56, 58,60,64 45,47,49, 51,53,55, 57,59,63 36,37ADCL, ADCR 72 3,8, 13,18 AGND 24AVCC 41DGND 44 AVEE 38,39 RECL3 40MONO 61,62, 65,66, 67,68, 69,70 Input pin of L/R/C/SW/SL/SR/SBL/SBR channel (

33、Multi IN 1/2) Output pin of FL/FR/C/SW/SL/SR/SBL/SBR channel Input pin of monaural (Input Selector) Output pin for L/R channel SUB Output Output pin for L/R channel ADC Output pin for L/R channel REC Output Input pin of L/R channel (Input Selector)/ Output pin for L/R channel REC Output Connects cap

34、acitor for reducing click noise of L/R/C/SW/SL/SR/SBL/SBR channel volume Analog ground of internal circuit Frequency characteristic setting pin of L/R channel tone control(Treble) Frequency characteristic setting pin of L/R channel tone control(Bass) Positive power supply to internal circuit Input p

35、in of L/R channel (Input Selector) Digital ground of internal circuit Input pin of control data Input pin of control clock Negative power supply to internal circuit FLIN1, FRIN1, CIN1,SWIN1, SLIN1,SRIN1, SBLIN1,SBRIN1 TREL, TRER FRIN2, FLIN2, SRN2,SLIN2, SWIN2,CIN2, SBRIN2,SBLIN2 INRA/RECR1,INLA/REC

36、L1, INRB/RECR2,INLB/RECL2, INR10/RECR4,INL10/RECL4, INR11/RECR5,INL11/RECL5 FRC,FLC, 6-C,5-C, 4-C,3-C, 2-C,1-C BASSL1, BASSL2 BASSR1, BASSR2 SUBL,SUBR INL1, INL2, INL3, INL4, INL5, INL6, INL7, INL8, INL9 INR1, INR2, INR3, INR4, INR5, INR6, INR7, INR8, INR9 CR-315/315DAB MICROPROCESSOR TERMINAL DESCR

37、IPTIONS-1 Q101 : MPD784225GC (SERVO MICROPROCESSOR)-1/2 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 NU NU NU AVSS NU NU AVREF1 CDDATA2I CDDATA2O CDCLOK2 CDSENS CDDATA CDCLOK CDSVAK CDSVRE CDSVSI CDSVSO CDSVCK NU CDXLT CDFOK CDRESET C

38、DXTSL CDPOWER CDLAT2 NU NU NU NU NU NU CDANAMUT VSS1 CDOPEN CDCLOSE CDOPENSW CDCLOSESW CD4SPD CD2SPD CDRW - - - - - - - I O O I O O O O I O I - O I O O O O - - - - - - O - O O I I O O O - - - - - - - H H CLK H/L H CLK L L H H CLK - L H L H H L - - - - - - H/L - H/L H/L L L H H H Not used. Not used.

39、Not used. Ground. Not used. Not used. Power supply. Serial data input from CODEC block of CD signal processor IC. Serial data output to CODEC block of CD signal processor IC. Serial clock output to CODEC block of CD signal processor IC. SENS signal input from CD signal processor IC. Command serial d

40、ata output to CD signal processor IC. Command serial clock output to CD signal processor IC. Communication request response signal output to main microprocessor. Communication request signal output to main microprocessor. Serial data input from main microprocessor. Serial data output to main micropr

41、ocessor. Serial clock input form main microprocessor. Not used. Command latch output to CD signal processor IC. FOK signal input from CD signal processor IC. Reset signal output to CD signal processor IC. Command request signal output to CD signal processor IC. Power supply control output of CD sect

42、ion. Command latch output to CODEC block of CD signal processor IC. Not used. Not used. Not used. Not used. Not used. Not used. Muting control output of CD analog signal. Ground. Control signal output of CD tray open. Control signal output of CD tray close. Complete detection input of CD tray open.

43、Complete detection input of CD tray close. x 4 play mode signal output. x 2 play mode signal output. CD-RW mode signal output. PIN No.I/OACT.PIN NAMEDESCRIPTION CR-315/315DAB MICROPROCESSOR TERMINAL DESCRIPTIONS-2 Q101 : MPD784225GC (SERVO MICROPROCESSOR)-2/2 41 42 43 44 45 46 47 48 49 50 51 52 53 5

44、4 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 NU NU NU NU NU NU NU NU NU NU VDDVOLTAGE NU NU NU NU NU NU NU NU CDSVRST NU CDSCORI CDSVRQ CDIREQ CDACK NU VSS0 VDD1 X2 X1 TEST XT2 XT1 VDD0 AVDD NU NU NU NU NU - - - - - - - - - - I - - - - - - - - I - I I I I - - - O I

45、 - - - - - - - - - - - - - - - - - - - - H/L - - - - - - - - L - H L H L - - - CLK CLK - - - - - - - - - - Not used. Not used. Not used. Not used. Not used. Not used. Not used. Not used. Not used. Not used. For initial setting (Power supply voltage). Not used. Not used. Not used. Not used. Not used.

46、 Not used. Not used. Not used. Reset signal input from main microprocessor. Not used. Sub code detection input from CD signal processor IC. Serial communication request signal input from main microprocessor. Interrupt request signal input from CODEC block of CD signal processor IC. Notification of r

47、eception completion input from CODEC block of CD signal processor IC. Not used. Ground. Power supply. Connect to oscillator (12.5 MHz). Connect to oscillator (12.5 MHz). Not used. Not used. Not used. Power supply. Power supply. Not used. Not used. Not used. Not used. Not used. PIN No.I/OACT.PIN NAME

48、DESCRIPTION MICROPROCESSOR TERMINAL DESCRIPTIONS-3 Q709 : M30622MWP (MAIN MICROPROCESSOR)-1/2 CR-315/315DAB Serial data output to CD servo microprocessor. Serial clock output to CD servo microprocessor. Data transmission request output to CD servo microprocessor. Reset output to CD servo microprocessor. Serial data output to sub microprocessor. Serial data input from sub microprocessor. Serial clock output to sub microprocessor. Not used. Not used. Connect to sub clock oscillator (32.768kHz). Connect to sub clock oscillator (32.768kHz). Rese