InterM-CA8320-mix-sm 维修电路原理图.pdf
《InterM-CA8320-mix-sm 维修电路原理图.pdf》由会员分享,可在线阅读,更多相关《InterM-CA8320-mix-sm 维修电路原理图.pdf(19页珍藏版)》请在收音机爱好者资料库上搜索。
1、www.inter-MADE IN KOREANO: 9017040100SERVICEMANUALP O W E R E DMIXERCA-8320RadioFans.CN 收音机爱 好者资料库1IDLE CURRENTA. SettingSet the mixer master volume minimum.B. ConnectionC. AdjustmentAdjust VR101, so that the voltage through the between emitter of Q115 and Q116 become 5mV6mV.Adjust VR201, so that th
2、e voltage through the between emitter of Q215 and Q216 become 5mV6mV.Adjust VR301, so that the voltage through the between emitter of Q315 and Q316 become 5mV6mV.ELECTRICAL ADJUSTMENT PROCEDUREQ114Q116Q214Q216Q314Q316Q113B C EE C BE C BE C BB C EB C EQ115Q213Q215Q313Q315VR301VR101VR201AMP BDVOLT MET
3、ERElectrical Adjustment Procedure1Surround Processor 32, 3, 4, 5, 6Specifications7Electrical Parts List8, 9, 10, 11, 12, 13, 14, 15, 16, 17Top and Bottom View of P.C. Board18, 19, 20Wiring Diagram21Block Diagram 22Schematic Diagram23, 24, 25, 26, 27, 28Exploded View of Cabinet & Chassis / Mechanical
4、 Parts List29, 30Assy Drawing31, 32CONTENTSRadioFans.CN 收音机爱 好者资料库3SURROUND PROCESSOR 32OUTLINEYSS220(SP3) is an LSI which has surround capability by digital audio technology. The LSI has built-in A/D,D/A converters which enable digital sound processing for analog signals. With a 256k pseudo SRAM or
5、SRAM connected, the LSI can process digital delay up to 512ms.FEATURES- Built-in 15-bit floating ADC (L, R 2 channels) and DAC (FL, FR, RL, RR4 channels) enable digitalprocessing for analog signals with 32kHz internal sampling frequency.- 4 channels except center output can output digital signals as
6、 well. With a DAC connected externally, it willbe possible with up to 5 channels (FL, C, FR, RL, RR).- Hi-performance surround by mixing many echoes with using up to 512ms digital delay.- Preset mode for easy control by terminal setting.- Register control mode where it is possible to set various coe
7、fficients using microprocessor serialinterface for original sound processing.- Internal DSP is a 24-bit x 13-bit high speed multiplier with 128 steps.- One 256k (32k x 8) pseudo SRAM or SRAM to be connected.- 12.288MHz (384fs) master clock.- 5V single power supply, Si-gate CMOS process.- 64-pin plas
8、tic QFP (YSS220-F)Note: Due to the nature of the product, the preset data cannot be disclosed although partially.PIN DESCRIPTION54No.NameI/OPin Function Description1MD4I/OExternal RAM interface data terminal2MD3I/OExternal RAM interface data terminal3MD0I/OExternal RAM interface data terminal4MD1I/O
9、External RAM interface data terminal5MD2I/OExternal RAM interface data terminal6MCKOODOEN=L: Master clock output (12.288MHz)DOEN=H: Fixed to L7XOOXtal oscillator terminal8XIIXtal oscillator terminal or external clock input (12.288MHz)MODE=HMODE=L9ER0/CSNI+sER0: E/R preset select 0CSN: CPU I/F chip s
10、elect10ER1/SCKNI+sER1: E/R preset select 1SCKN: CPU I/F serial clock11ER2/CDII+sER2: E/R preset select 2CDI: CPU I/F serial data12REV0I+Reverbration preset select 013REV1I+Reverbration preset select 114REV2I+Reverbration preset select 215MUTENI+Output muting control (low-active)16ICNIsInitial clear
11、input17PRGI+DSP program select (available only when MODE=H)L: Mode 0, H: Mode 118MODEI+Operation mode selectL: Register control mode, H: Preset mode19VSSGround mode select20AVSSAGround (analog block)21CVAAL-ch ADC center voltage terminal22AORLOARear L-ch DAC output23AORROARear R-ch DAC output24CHLAA
12、IL input sample/hold capacitor terminal25AILIAL-ch ADC input26VDD+5V power supply (digital block)27AIRIAR-ch ADC input28CHRAAIR input sample/hold capacitor terminal29AOFL/AOCEOADOEN=H: Front L-ch DAC outputDOEN=L: C-ch DAC output30AOFR/AOCEOADOEN=H: Front R-ch DAC outputDOEN=L: C-ch DAC output31AVDD
13、A+5V power supply (analog block)32CVBAR-ch, C-ch ADC center voltage terminal33AVDDA+5V power supply (analog block)34VDDA+5V power supply (digital lock)35TST0I+LSI test terminal (Connect to VDD)36TST1I+LSI test terminal (Connect to VDD)NOTE) I+: Input terminal with a pull-up registerIS: Schmitt input
14、A: Analog terminalNo.NameI/OPin Function Description37DOENI+Digital signal output/Analog C-ch output enableDOEN=LDOEN=H38SDO1ODigital signal output rear channel (RL, RR)Fixed to L39SDO0ODigital signal output front channel (FL, FR)Fixed to L40WCODigital signal output word clock isFixed to L41BCOODigi
15、tal signal output bit clock 64fsFixed to H42MA0OExternal RAM interface address terminal43MA1OExternal RAM interface address terminal44MA2OExternal RAM interface address terminal45MA3OExternal RAM interface address terminal46MA4OExternal RAM interface address terminal47MA5OExternal RAM interface addr
16、ess terminal48MA6OExternal RAM interface address terminal49MA7OExternal RAM interface address terminal50MA12OExternal RAM interface address terminal51MA14OExternal RAM interface address terminal52VSSGround (digital block)53MA10OExternal RAM interface address terminal54MA11OExternal RAM interface add
17、ress terminal55MA9OExternal RAM interface address terminal56MA8OExternal RAM interface address terminal57MA13OExternal RAM interface address terminal58VDD+5V power supply (digital block)59WENOExternal RAM interface write enable terminal60OENOExternal RAM interface output enable terminal61CENOExterna
18、l RAM interface chip enable terminal62MD7I/OExternal RAM interface data terminal63MD6I/OExternal RAM interface data terminal64MD5I/OExternal RAM interface data terminal76BLOCK DIAGRAMSPECIFICATIONSITEMCONDITIONSPECELECTRICALAmp Rated PowerMain L/4 0.5% THD at 1kHz200WMain R/4 0.5% THD at 1kHz200WMon
19、itor/4 0.5% THD at 1kHz200WBridge Mono/8 0.5% THD at 1kHz400WInput Level Mono Channel (16)LQ-Z50dBm3dBmAll VR Unit GainHI-Z40dBm3dBmStereo Channel (7,89,10)Mic50dBm3dBmLine5dBm3dBmAux L/R10dBm3dBmTape L/R10dBm3dBmOutput LevelMain L/R, Monitor, EFX+4dBm2dBmAll VR Unit GainRec7.98dBm2dBmPad S/W GainUn
20、it Gain30dBm2dBmFrequency Response20Hz20kHz 1W output into 8 (AMP OUT)+1dBm/3dBm20Hz20kHz +4dB output into 600 (Main, Monitor, EFX)+1dBm/3dBmT.H.D20Hz20kHz 100W output into 4 (AMP OUT)0.5% less than20Hz20kHz +14dB output into 600 (Main, Monitor, EFX)0.2% less thanInput ChannelUnit GainHigh 12kHz12dB
21、2dBTone ControlOutput 4dBm CheckMid 2.5kHz12dB2dBLow 80Hz12dB2dBGraphic Equalizer7 bands (63, 160, 400, 1k, 2.5k, 6.4k, 15kHz)12dB2dBResidual Noise (with All VR Min Check (Main L/R, Monitor, EFX OUT)90dB20Hz20kHz BPF) Output VR only Max (Main L/R, Monitor, EFX OUT)70dBLevel Meter7 point Out 4dBm 0dB
22、 setting20, 10, 7, 4,0, +3, +6dBPhantom PowerInput Channel 16 Condenser Mic48V2VMaximum Output LevelMain L/R, Monitor, EFX16dBm More thanBefor ClippingRec4dBm More thanCrosstalk &Pan Pot50dB More thanSeparation (1kHz)Into Out70dB More thanD.S.PS-Hall, L-Hall, Vocal3 Preset EffectFoot SwitchMuteGENER
23、ALPower SourceAC 100240V, 50/60HzPower Consumption517WWeight22kgDimensions480(W)277(H)320(D) mm* Specifications and design subject to change without notice for improvements.9Ref No.Part No.ValueDescriptionR4013039479572-FFR4.7 2WR4023009332973RES 1/5W 5%3.3KR4033009471973RES 1/5W 5%470R4043009122973
24、RES 1/5W 5%1.2KR4053009122973RES 1/5W 5%3.3kC4013619474153CAP S.P.K0.47UF / 250VC4023619474153CAP S.P.K0.47UF / 250VC4033419510350CAP ( E )“10,000UF / 80V”C4043419510350CAP ( E )“10,000UF / 80V”C4053509103450-TCAP ( C )0.01UF / 500VC4063509103450-TCAP ( C )0.01UF / 500VC4073509103450-TCAP ( C )0.01U
25、F / 500VC4083509103450-TCAP ( C )0.01UF / 500VC4093419233261CAP ( E )“3,300UF / 35V”C4103419233261CAP ( E )“3,300UF / 35V”C4113509103530-TCAP ( C )0.01UF / 50VC4123509103530-TCAP ( C )0.01UF / 50VC4133409222171-TCAP ( E )220UF / 50VC4143409222171-TCAP ( E )220UF / 50VC4153509103530-TCAP ( C )0.01UF
- 配套讲稿:
如PPT文件的首页显示word图标,表示该PPT已包含配套word讲稿。双击word图标可打开word文档。
- 特殊限制:
部分文档作品中含有的国旗、国徽等图片,仅作为作品整体效果示例展示,禁止商用。设计者仅对作品中独创性部分享有著作权。
- 关 键 词:
- InterM-CA8320-mix-sm 维修电路原理图 InterM CA8320 mix sm 维修 电路 原理图