Denon-AVR550SD-avr-sm维修电路原理图.pdf
《Denon-AVR550SD-avr-sm维修电路原理图.pdf》由会员分享,可在线阅读,更多相关《Denon-AVR550SD-avr-sm维修电路原理图.pdf(71页珍藏版)》请在收音机爱好者资料库上搜索。
1、SERVICE MANUALAV SURROUND RECEIVERMODELAVR-550SDTOKYO , JAPANS-1147V.01 DE/CDM 0407Some illustrations using in this service manual areslightly different from the actual set.Please use this service manual with referring to theoperating instructions without fail.For purposes of improvement, specificat
2、ions anddesign are subject to change without notice.本文中使用、説明都合上現物多少異場合。修理際、必取扱説明書参照上、作業行。前、必読。本機、火災、感電、対安全性確保、配慮、法的電気用品安全法、所定許可得製造。従際、安全性維持、記載注意事項必守。本機仕様性能改良、予告変更。補修用性能部品保有期間、製造打切後8年。注意For Japan & Europe modelVer. 1RadioFans.CN 收音机爱 好者资料库2AVR-550SDSAFETY PRECAUTIONSThe following check should be perf
3、ormed for the continued protection of the customer and service technician.LEAKAGE CURRENT CHECKBefore returning the unit to the customer, make sure you make either (1) a leakage current check or (2) a line to chassisresistance check. If the leakage current exceeds 0.5 milliamps, or if the resistance
4、 from chassis to either side of thepower cord is less than 460 kohms, the unit is defective.(1)(2)500V1M(1)(2)RadioFans.CN 收音机爱 好者资料库3AVR-550SDLEVEL DIAGRAM4AVR-550SD5AVR-550SDBLOCK DIAGRAM6AVR-550SDSEMICONDUCTORSOnly major semiconductors are shown, general semiconductors etc. are omitted to list.主半
5、導体記載。汎用半導体記載省略。 1. ICsNote: Abbreviation ahead of IC No. indicates the name of P.W.B., etc.注 ):IC No. 前記号、基板名称表。 MAIN: AUDIO DIGITAL P.W.B.FRONT: FRONT P.W.B.SMPS: SMPS P.W.B.VIDEO: VIDEO P.W.B.I/O: INPUT/OUT PUT P.W.B.ICE1QS01 (SMPS:IC1)Pin AssignmenBlock Diagram12345678N.C.PCSRZISRCVCCOUTGNDOFCRZI
6、UVLOQQSETCLRSRReferenceVoltageandCurrentGNDOUTPowerDriverRingingSuppressionTime1V25mVOFCPCSSRCVCC1V2VBurst-Mode+-+-+-+-+-+-+-3.5V4.4V+-4.8V+-20VOvervoltageProtectionStartDigital Processing50s Timer50ms TimerZC-CounterUP/DO-CounterLatchPrimaryRegulation+-5VQQSETCLRDL1V+-FoldbackPoint Corr.1.5V+-5.7V5
7、V5V20k7AVR-550SDICE2B265 (SMPS:IC2)ICE2B0565 (SMPS:IC3)Pin AssignmenBlock Diagram16784325VCCFBIsenseDrainSoftSN.CGNDDrainThermalShutdownTj140CInternalBiasVoltageReferenceLeading EdgeBlanking200nsUndervoltageLockoutOscillatorDuty CyclemaxCurrent-LimitComparatorx3.65Soft-StartComparatorCurrent Limitin
8、gPWM OPImproved Current ModeSoft Start13.5V8.5V6.5VC2C116.5V4.0VRFB6.5VProtection UnitPower-DownResetPower-UpResetPower ManagementCSoft-Start21.5-100kHzCoolSET-F2SpikeBlanking5 sPWMComparatorRSQQError-LatchC45.3VC34.8VRSoft-StartGateDriverG3G2G1G4T1VcsthPropagation-DelayCompensationRSQQPWM-Latch0.72
9、ClockUFBfosc100kHz21.5kHzStandby UnitFBRSense0.8VC50.3V10kD15.6VCoolMOSIsenseGNDSoftSVCCDrain6.5V5.3V4.8V4.0V8AVR-550SDTAS5076 (MAIN: IC100)Pin AssignmentBlock Diagram22 23VREGB_CAPDVDD_RCLDVSS_RCLDVDD_PWMDVSS_PWMPWM_AP_4PWM_AM_4VALID_4PWM_BM_4PWM_BP_4PWM_AP_5PWM_AM_5VALID_5PWM_BM_5PWM_BP_5PWM_AP_6P
10、WM_AM_6VALID_6PWM_BM_6PWM_BP_66059585756555453525150494847464544434241241234567891011121314151617181920NCNCMCLK_INAVDD_PLLPLL_FLT_OUTPLL_FLT_RETAVSS_PLLNCVREGA_CAPDVSS1NCRESETERR_RCVRYMUTEPDNSDASCLCS0NCNC25 26 27 2879 78 77 76 75807472 71 707329 30 31 32 3369 682167 66 65 6434 35 36 37 38 39 4063 62
11、 61NC No internal connectionAVDD_OSCXTL_INXTL_OUTAVSS_OSCDVSSPWM_AP1PWM_AM_1VALID_1PWM_BM_1PWM_BP_1PWM_AP_2PWM_AM_2VALID_2PWM_BM_2PWM_BP_2PWM_AP_3PWM_AM_3VALID_3PWM_BM_3PWM_BP_3NCNCNCDBSPDCLIPSDIN1SDIN2SDIN3MCLK_OUTSCLKLRCLKDVDDDVSSVREGC_CAPDEM_SEL2DEM_SEL1M_SDVSS1DVSS1NCPWM Ch.Output ControlAVDD_PL
12、LAVSS_PLLVREGA_CAPVREGB_CAPVREGC_CAPDVDD_RCLDVSS_RCLDVDD_PWMDVSS_PWMPower SupplyPLL_FLT_OUTPLL_FLT_RETSCLKLRCLKMCLKOUTSDIN1SDIN2SDIN3MCLK_INXTAL_OUT XTAL_INDBSPDSDASCLCSOPWM_AP_1PWM_BP_1PWM_AM_1Clock,PLLandSerialDataI/FPDNRESETMUTECLIPERR_RCVYSerialControlI/FReset,Pwr DwnandStatusAuto MuteDe-emphasi
13、sSoft VolumeError RecoverySoft MuteClip DetectSignalProcessingPWMSectionPWM Ch.PWM Ch.PWM Ch.PWM Ch.PWM Ch.M_SDM_SEL1DM_SEL2VALID_1PWM_BM_1PWM_AP_2PWM_BP_2PWM_AM_2VALID_2PWM_BM_2PWM_AP_3PWM_BP_3PWM_AM_3VALID_3PWM_BM_3PWM_AP_4PWM_BP_4PWM_AM_4VALID_4PWM_BM_4PWM_AP_5PWM_BP_5PWM_AM_5VALID_5PWM_BM_5PWM_A
14、P_6PWM_BP_6PWM_AM_6VALID_6PWM_BM_69AVR-550SDTAS5182 (MAIN: IC102,103,104)Pin assignmentsBlock Diagram1234567891011121314151617181920212223242526272856555453525150494847464544434241403938373635343332313029NCNCDVDDDVSSNCDTC_HSDTC_LSOC_HIGHVRFILTAPAMRESET_ABBMBPCPCMRESET_CDDMDPSHUTDOWNERR0ERR1LOW/HIZDV
15、SSNCNCOC_LOWTEMPGVSSGVDDGLS_ASLS_ASHS_AGHS_ABST_ADHS_AGLS_BSLS_BSHS_BGHS_BBST_BDHS_BGLS_CSLS_CSHS_CGHS_CBST_CDHS_CGLS_DSLS_DSHS_DGHS_DBST_DDHS_DGVDDGVSSDPDMBST_DDHS_DGHS_DSHS_DGLS_DSLS_DCPCMBST_CDHS_CGHS_CSHS_CGLS_CSLS_CBPBMBST_BDHS_BGHS_BSHS_BGLS_BSLS_BPWMReceiverTimingandControlHSGateDriveLSGateDr
16、iveAPAMBST_ADHS_AGHS_ASHS_AGLS_ASLS_AProtection CircuitryStatusBandgapReferenceVRFILTDTC_HSDTC_LSOC_HIGHTEMPLOW/HIZA Half-Bridge DriverPWMReceiverTimingandControlHSGateDriveLSGateDrivePWMReceiverTimingandControlHSGateDriveLSGateDrivePWMReceiverTimingandControlHSGateDriveLSGateDriveB Half-Bridge Driv
17、erC Half-Bridge DriverD Half-Bridge DriverRESET_ABRESET_CDSHUTDOWNERR0ERR1DVDDDVSSGVDDGVSSGVDDGVDDGVDDGVDDGVDDGVDDGVDDOC_LOW10AVR-550SDAK4588 (MAIN: IC219)Pin assignmentsBlock Diagram (Top View)CCLK/SCLCDTI/SDACSNDAUX1SDTI4SDTI3SDTI2SDTI1XTL1XTL0PDNMASTERDZF2DZF1LOUT4NCROUT4NCLOUT3NC2122232425262728
18、2930313233343536373839406059585756555453525150494847464544434241807978 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 611234567891011 121314151617181920INT1BOUTTVDDDVDDDVSSXTOXTITEST3MCKO2MCKO1COUTUOUTVOUTSDTO2BICK2LRCK2SDTO1BICK1LRCK1CDTOTEST1 RX1 NC RX0 AVSS AVDD VREFH VCOM RIN LIN NC ROUT1 NC LO
19、UT1 NC ROUT2 NC LOUT2 NC ROUT3 INT0 TX1 TX0 MCLK VIN DAUX2 I2C RX7 CAD1 RX6 CAD0 RX5 TEST2 RX4 PVDD RPVSS RX3 NC RX2 Input SelectorClockRecoveryClock GeneratorDAIFDecoderAC-3/MPEGDetectDEM?P I/F Audio I/F XtalOscillatorPDNINT0LRCK2BICK2SDTO2DAUX2MCKO2XTOXTIRPVDDPVSS CDTICDTOCCLKCSNDVDD DVSS TVDD MCK
20、O1I2CRX0 RX1 RX2 RX3 RX4 RX5 RX6 RX7 DITTX0 Error &DetectSTATUSINT1Q-subcode bufferTX1 B,C,U, VOUT 8 to 3 VIN AudioI/FLPF LPF LPF LPF LPF LPF LOUT1 ROUT1 LOUT2 ROUT2 LOUT3 ROUT3 DAC DATTDEMADC HPFADC HPFRIN LIN LRCK1BICK1 SDTI1 SDTI2 SDTI3 DAUX1MCLKLRCKBICKSDOUTSDIN1SDIN2SDIN3MCLKSDTO1Format Convert
21、erSDTI4 SDIN4LPF LPF LOUT4 ROUT4 DAC DATTDEMDAC DATTDEMDAC DATTDEMDAC DATTDEMDAC DATTDEMDAC DATTDEMDAC DATTDEMAVDD AVSS 11AVR-550SDFunctions12AVR-550SDNo. Pin Name I/O Function 55 AVDD - Analog Power Supply Pin, 4.5V?5.5V 56 AVSS - Analog Ground Pin, 0V 57 RX0 I Receiver Channel 0 Pin (Internal bias
22、ed pin) This channel is default in serial mode. 58 NC - No Connect This pin should be connected to PVSS. 59 RX1 I Receiver Channel 1 Pin (Internal biased pin) 60 TEST1 I Test 1 Pin This pin should be connected to PVSS. 61 RX2 I Receiver Channel 2 Pin (Internal biased pin) 62 NC - No Connect This pin
23、 should be connected to PVSS. 63 RX3 I Receiver Channel 3 Pin (Internal biased pin) 64 PVSS - PLL Ground pin 65 R - External Resistor Pin 12k? +/-1% resistor should be connected to PVSS externally. 66 PVDD - PLL Power supply pin, 5.0V 67 RX4 I Receiver Channel 4 Pin (Internal biased pin) 68 TEST2 I
24、Test 2 Pin This pin should be connected to PVSS. 69 RX5 I Receiver Channel 5 Pin (Internal biased pin) 70 CAD0 I Chip Address 0 Pin (ADC/DAC part) 71 RX6 I Receiver Channel 6 Pin (Internal biased pin) 72 CAD1 I Chip Address 1 Pin (ADC/DAC part) 73 RX7 I Receiver Channel 7 Pin (Internal biased pin) 7
25、4 I2C I Control Mode Select Pin. “L”: 4-wire Serial, “H”: I2C Bus 75 DAUX2 I Auxiliary Audio Data Input Pin (DIR/DIT part) 76 VIN I V-bit Input Pin for Transmitter Output 77 MCLK I Master Clock Input Pin 78 TX0 O Transmit Channel (Through Data) Output 0 Pin 79 TX1 O Transmit Channel Output1 pin When
- 配套讲稿:
如PPT文件的首页显示word图标,表示该PPT已包含配套word讲稿。双击word图标可打开word文档。
- 特殊限制:
部分文档作品中含有的国旗、国徽等图片,仅作为作品整体效果示例展示,禁止商用。设计者仅对作品中独创性部分享有著作权。
- 关 键 词:
- Denon AVR550SD avr sm 维修 电路 原理图