Hitachi-HTDK180E-mc-sm维修电路原理图.pdf

《Hitachi-HTDK180E-mc-sm维修电路原理图.pdf》由会员分享，可在线阅读，更多相关《Hitachi-HTDK180E-mc-sm维修电路原理图.pdf（48页珍藏版）》请在收音机爱好者资料库上搜索。

1、CAUTION: Before servicing this chassis, it is important that the service technician read the “Safety Precautions” and “Product Safety Notices” in this service manual. ATTENTION: Avant deffectuer lentretien du chassis, le technicien doit lire les Prcautions de scurit et les Notices de scurit du produ

2、it prsents dans le prsent manuel. VORSICHT: Vor ffnen des Gehuses hat der Service-Ingenieur die Sicherheitshinweise“ und Hinweise zur Produktsicherheit“ in diesem Wartungshandbuch zu lesen. SERVICE MANUAL MANUEL DENTRETIEN WARTUNGSHANDBUCH Data contained within this Service manual is subject to alte

3、ration for improvement. Les donnes fournies dans le prsent manuel dentretien peuvent faire lobjet de modifications en vue de perfectionner le produit. Die in diesem Wartungshandbuch enthaltenen Spezifikationen knnen sich zwecks Verbesserungen ndern. SPECIFICATIONS AND PARTS ARE SUBJECT TO CHANGE FOR

4、 IMPROVEMENT Home Cinema October 2004 No. 0155 HTD-K180UK HTD-K180E RadioFans.CN 收音机爱 好者资料库 1. GENERAL DESCRIPTION 1.1 MT 1379 The MT1370 Progressive Scan DVD Player Combo chip is a single-chip MPEG video decoding chip that integrates audio/video stream data processing, TV encoder four video DACs wi

5、th macrovision, copy protection, DVD system navigation, system control and housekeeping functions. These features can be listed as follows: General Features: - Progressive scan DVD-player combo chip. - Support NTSC, PAL -BDGHI, PAL-N, PAL-M interlace TV format and 480p, 576p progressive TV format. -

6、 Built-in progressive video output. - DVD-Video, VCD 1.1, 2.0 and SVCD. - Unified track buffer A/V decoding buffer. - Supports 16-bit/32-bit SDRAM data bus interface. - Servo controlling and data channel processing. Video Related Features: Macrovision 7.1 for NTSC/PAL interlaced video. Simultaneous

7、composite video and S-video outputs, or composite and YUV outputs, or composite and RGB outputs. 8-bit CCIR 601 YUV 4:2:2 output. . Decodes MPEG video and MPEG2 main profile at main level. Maximum input bit rate of 15 Mbits/sec. Audio Related Features: Dolby Digital (AC-3) and Dolby Pro Logic. Dolby

8、 Digital S/PDIF digital oudio outputs. High-Definition Compatible Digital (HDCD) decoding. CD-DA. MP3. 1.2 MEMORY SDRAM Memory Interface The MT1379 provides a glueless a 16-bit interface to DRAM memory devices used as OSD MPEG stream and video buffer memory for a DVD player. The maximum amount of me

9、mory supported is 16 Mb of Synchronous DRAM ( SDRAM ). The memory interface is configurable in depth to support 128 Mb adressing. The memory RadioFans.CN 收音机爱 好者资料库 interface controls access to both external SDRAM memories, which can be the sole unified external read/write memory acting as program a

10、nd data memory as well as various decoding and display buffers. 1.3 DRIVE INTERFACES The MT1379 supports the DV34 interface, and other RF and servo interfaces used by any types of DVD loaders. These interfaces meet the specifications of many DVD loader manufacturers. 1.4 FRONT PANEL The front panel

11、is based around an Futaba VFD and a common NEC front panel controller chip, (uPD16311). The MT1379 controls the uPD16311 using several control signals, (clock, data, chip select). The infrared remote control signal is passed directly to the MT1379 for decoding. 1.5 REAR PANEL A typical rear panel is

12、 included in the referance design. This rear panel supports: - Six channel or two channel audio outputs. - Optical and coax S/PDIF outputs. - Composite, S-Video, and SCART outputs. The six-video signals used to provide CVBS, S-Video, and RGB are generated by the MT1379s internal video DAC. The video

13、 signals are buffered by external circutiry. The S/PDIF serial stream is also generated by the MT1379 output by the rear panel. AK4382, CS4392 Audio DACs are used for two channel audio output with MT1379. 12-pin DDX board output jack gives out the amplified audio. Digital Audio is processed in the D

14、DX-8228 IC and then amplified in the DDX-2050 Power Amplifier ICs. 2. SYSTEM BLOCK DIAGRAM and MT1379 PIN DESCRIPTION 2.1 MT1379 PIN DESCRIPTION 2.1 SYSTEM BLOCK DIAGRAM System block diagram is shown in the following figure: 3. AUDIO OUTPUT The MT1379 supports the stereo (2 channel) outputs . The MT

15、1379 alTrso provides digital output in S/PDIF format. The board supports coaxial S/PDIF input. AV2300 has also 5.1 channel Class-D amplifier outputs to 8 ohms satelites and 4 ohms subwoofer. 4 AUDIO DACS The MT1379 supports several variations of an I 2 S type bus, varying the order of the data bits

16、(leading or no leading zero bit, left or right alignment within frame, and MSB or LSB first) is possible using the MT1379 internal configuration registers. The I 2 S format uses four stereo data lines and three clock lines. The I 2 S data and clock lines can be connected directly to one or more audi

17、o DAC to generate analog audio output. The two-channel DAC is an AKM AK4382 . The DACs support up to 192kHz sampling rate. The outputs of the DACs are differential, not single ended so a buffering circuit is required. The buffer circuits use National LM833 op-amps to perform the low-pass filtering a

18、nd the buffering. 5 VIDEO INTERFACE 5.1 Video Display Output The video output section controls the transfer of video frames stored in memory to the internal TV encoder of the Vibratto. The output section consists of a programmable CRT controller capable of operating either in Master or Slave mode. T

19、he video output section features internal line buffers which allow the outgoing luminance and chrominance data to match the internal clock rates with external pixel clock rates, easily facilitating YUV4: 2:2 to YUV4: 2:0 component and sample conversion. A polyphase filter achieves arbitrary horizont

20、al decimation and interpolation. Video Bus The video bus has 8 YUV data pins that transfer luminance and chrominance (YUV) pixels in CCIR601 pixel format (4:2:2). In this format, there are half as many chrominance (U or V) pixels per line as luminance (Y) pixels; there are as many chrominance lines

21、as luminance. Video Post-Processing The MT1379 video post-processing circuitry provides support for the color conversion, scaling, and filtering functions through a combination of special hardware and software. Horizontal up-sampling and filtering is done with a programmable, 7-tap polyphase filter

22、bank for accurate non-integer interpolations. Vertical scaling is achieved by repeating and dropping lines in accordance with the applicable scaling ratio. Video Timing The video bus can be clocked either by double pixel clock and clock qualifier or by a single pixel clock. The double clock typicall

23、y is used for TV displays, the single for computer displays. 6 FLASH MEMORY The decoder board supports AMD class Flash memories. Currently 4 configurations are supported: FLASH_512K_8b FLASH_1024K_8b FLASH_512Kx2_8b FLASH_512Kx2_16b The Vibratto permits both 8- and 16-bit common memory I/O accesses

24、with a removable storage card via the host interface. 7 SERIAL EEPROM MEMORY An I2C serial EEPROM is used to store user configuration (i.e. language preferences, speaker setup, etc.) and software configuration. Industry standard EEPROM range in size from 1kbit to 256kbit and share the same IC footpr

25、int and pinout. The default device is 2kbit, 256kx 8, SOIC8 SGS Thomson ST24C02M1 or equivalent. 8 AUDIO INTERFACE AUDIO SAMPLING RATE AND PLL COMPONENT CONFIGURATION The MT1379 audio mode configuration is selectable, allowing it to interface directly with low-cost audio DACs and ADCs. The audio por

26、t provides a standard I 2 S interface input and output and S/PDIF (IEC958) audio output. Stereo mode is in I 2 S format while six channels Dolby Digital ( 5.1 channel) audio output can be channeled through the S/PDIF. The S/PDIF interface consists of a bi-phase mark encoder, which has low skew. The

27、transmit I 2 S interface supports the 128, 192, 256, 384, and 512 sampling frequency formats, where sampling frequency Fs is usually 32 kHz, 44.1 kHz, 48 kHz, 96 kHz, or 192 kHz. The audio samples for the I 2 S transmit interface can be 16, 18, 20, 24, and 32-bit samples. For Linear PCM audio stream

28、 format, the MT1379 supports 48 kHz and 96 kHz. Dolby Digital audio only supports 48 kHz. MT1379 incorporates a built-in programmable analog PLL in the device architecture in order to generate a master audio clock. The MCLK pin is for the audio DAC clock and can either be an output from or an input

29、to the MT1379. Audio data out (TSD) and audio frame sync (TWS) are clocked out of the MT1379 based on the audio transmit bit clock (TBCK). Audio receive bit clock (RBCK) is used to clock in audio data in (RSD) and audio receive frame sync (RWS). 9 FRONT PANEL 9.1 VFD CONTROLLER The VFD controller is

30、 a NEC uPD16311. This controller is not a processor, but doesinclude a simple state machine which scans the VFD and reads the front panel button matrix. The 16311 also includes RAM so it can store the current state of all the VFD icons and segments. Therefore, the 16311 need only be accessed when th

31、e VFD status changes and when the button status is read. The MT1379 can control this chip by using 3 wire communication. 10 CONNECTORS 10.1 SCART CONNECTORS Pinout of the scart connector: 1 - Audio Right Out 2 - Audio Right In 3 - Audio Left / Mono Out 4 - Audio Gnd 5 - Blue Gnd 6 - Audio Left / Mon

32、o In 7 - Blue 8 - Control Voltage 9 - Green Gnd 10 - Comms Data 2 11 - Green 12 - Comms Data 1 13 - Red Gnd 14 - Comms Data Gnd 15 - Red 16 - Fast Blanking 17 - Video Gnd 18 - Fast Blanking Gnd 19 - Composite Video In 20 - Composite Video Out 21 Shield Gnd Some cheaper SCART cables use unshielded wi

33、res, which is just about acceptable for short cable lengths. For longer lengths, shielded co-ax cable become essential. Scart Signals: Audio signals 0.5V RMS, 10K input impedance. Red, Green, Blue 0.7Vpp 2dB, 75R input and output impedance. Note that the Red connection (pin 20) can alternatively car

34、ry the S-VHS Chrominance signal, which is 0.3V. Composite Video / CSync 1Vpp including sync, 2dB, 75R input and output impedance.Bandwidth = 25Hz to 4.8MHz for normal TV Video de-emphasis to CCIR 405.1 (625-line TV) Fast Blanking 75R input and output impedance. This control voltage allows devices to

35、 over-ride the composite video input with RGB inputs, for example when inserting closed caption text. It is called fast because this can be done at the same speeds as other video signals, which is why it requires the same 75R impedances. 0 to 0.4V: TV is driven by the composite video input signal (p

36、in 19).Left unconnected, it is pulled to 0V by its 75R termination. 1V to 3V: the TV is driven by the signals Red, Green, Blue and composite sync. The latter is sent to the TV on pin 19. This signal is useful when using a TV to display the RGB output of devices such as home computers with TV-compati

37、ble frame rates. Tying the signal to 5V via 100R forms a potential divider with the 75R termination, holding the signal at around 2V. Alternatively, if a TTL level (0 to 5V) negative sync pulse is available, this will be high during the display periods, so this can drive the blanking signal via a su

38、itable resistor. Control Voltage 0 to 2V = TV, Normal. 5 to 8V = TV wide screen 9.5 to 12V = AV mode 11. CIRCUIT DESCRIPTION 11.1 POWER SUPPLY: Socket PL800 is the 220VAC input. 3.5A fuse F800 is used to protect the device against short circuit and unexpected overloads. Line filter and capacitors L8

39、00, C801 and C803 are used to block the parasitic coming from the mains. They also prevent the noise, produced in the circuit, from being injected to the line. Voltage is rectified by using diodes D805 diode bridge. Using capacitor C815 (100uf) a DC voltage is produced. (310- 320VDC). The current in

40、 the primary side of the transformer TR800 comes to the SMPS IC (IC800 MC44608). The SMPS IC has a eight-pin DIP-8 package and an external MOSFET with a cooler is mounted on it. It has a built-in oscillator, overcurrent and overvoltage protection circuitry and runs at 100kHz. It starts with the curr

41、ent from the primary side of the transformer and follows the current from the feedback winding. Feedback current is deteceted by optocoupler IC803. Depending on the control current coming from the secondary side, SMPS IC keeps the output voltage constant by controlling the duty cycle of the 30kHz si

42、gnal (PWM) at the primary side of the transformer. Voltages on the secondary side are as follows: +30 Volts at D811, +8 Volts at D808, +15V at D810, -22 Volts at D812, +12Vst at Q804. Using the output of the D808, a photo diode inside of the IC803 generates feedback signal bu using optocouplers phot

43、o transistor. This photo transistor adjusts the control voltage at the IC800 pin3. The voltage at this pin effects the pwm output frequency on the IC800 pin5. And finally output voltages reach their correct values by this way. Voltage regulator IC805 (LM7805) supplies +5 Volts, IC807 supplies +5V (o

44、ff on standby mode), IC809 supplies +3.3V (by using output of the IC807, off on standby mode), Q804 supplies +12Vst, IC806 supplies +12V (off on standby mode), Q808 supplies -5V, D812 supplies -22V. Standby mode controlled by standby control transistors Q805, Q806, Q807. 22 Volts is used to feed the

45、 VFD (Vacuum Fluorescent Display) driver IC on the front panel. Using diode R844, 22V is decreased and connected to the filament winding to produce the DC offset for the filaments. 11.2 FRONT PANEL: All the functions on the front panel are controlled by IC300 (MT1379) on the mainboard IC300 sends th

46、e commands to IC101 uPD16311 via socket PL101 (pins 2,3 and 4). There are 16 keys scanning function, 2 LED outputs, 1 Stand-by output and VFD drivers on IC101. Pin 52 is the oscillator pin and is connected via R107 56K. LED D1 is blue in stand-by mode and off when the device is on. Vacuum fluorescen

47、t display MD1 is specially designed for AV2300. The scanned keys are transmitted via IC101 to IC300 on the mainboard. IR re mote control receiver module IC102 (TSOP1836) sends the commands from the remote control directly to IC300. Socket PL102 carries the VFD filament voltage and 22 Volts. 11.3 I/O

48、s and Back Panel: - There are 2 SCART connector , 6 pieces RCA jacks, for audio output, 1 optical digital audio ,1 s-video output on the back panel. - TOTX178 is used for laser output. - For optical audio output S/PDIF is used. - Q620, Q621 transistors are to mute the audio outputs while switching t

49、he state of the unit (power on/of) - SCART pin 8 controls 16:9 and 4:3 mode . - When the pin 8 output of the scart becomes 5 volts, 4:3 mode is selected and 16:9 mode is selected when this is turned off. - There are antenna inputs for AM/FM tuner. 11.4 DDX Board (Class-D Amplifier): Chipset : 1xDDX-8228 + 2x DDX-2050 Architecture : 1xFull-Bridge + 5xHalf -Bridge Po