Denon-AVRS900W-avr-sm2维修电路原理图.pdf
《Denon-AVRS900W-avr-sm2维修电路原理图.pdf》由会员分享,可在线阅读,更多相关《Denon-AVRS900W-avr-sm2维修电路原理图.pdf(194页珍藏版)》请在收音机爱好者资料库上搜索。
1、MODELJPE3E2EKEAE1E1CE1K AVR-X2100WPPPPP AVR-S900WP INTEGRATED NETWORK AV RECEIVER Ver. 2 Please use this service manual with referring to the operating instructions without fail. Some illustrations using in this service manual are slightly different from the actual set. For purposes of improvement,
2、specifications and design are subject to change without notice. Please refer to the MODIFICATION NOTICE.e SERVICE MANUAL e D must connect recommended filter 44VCOMONoADC common voltage output; must connect external decoupling capacitor 45AGNDADGround, for ADC analog 46VCCADPower supply, 5.0 V (typ.)
3、, for ADC analog 47VINLINoADC analog voltage input, left channel 48VINRINoADC analog voltage input, right channel (1) Schmitt trigger input (2) Schmitt trigger input (3) Open-drain configuration in I2C mode (4) Onboard pull-down resistor (50 k, typical) (5) CMOS Schmitt trigger input PCM9211 BLOCK D
4、IAGRAM Clock/Data Recovery MPIO_A SELECTOR MPIO_C SELECTOR MPIO _B SELECTOR ADC Com. Supply MPO0/1 SELECTOR MPO0 MPO1 MAIN OUTPUT SCKO BCK LRCK DOUT PORT RXIN8 RXIN9 RXIN10 RXIN11 DITOUT AUTO DIR ADC AUXIN0 AUXIN1 AUXIN2 AUTO DIR ADC AUXIN0 AUXIN1 AUXIN2 AUTO DIR ADC AUXIN0 AUXIN1 DIT Lock:DIR Unloc
5、k:ADC AUXIN2 AUXOUT OSC Divider XMCKO Divider XMCKO DITOUT RECOUT0 RECOUT1 AUXIN0 AUXIN1 ADC Standalone ADC Mode Control Function Control REGISTER POWER SUPPLY MC /SCL MDI/SDA MDO /ADR0 MS/ADR1 FILT PLL DIR Lock Detection ERROR/INT0 NPCM/INT1 ADC Clock (SCK/BCK/LRCK) (To MPIO _A This is not a final
6、specification. Some parametric limits are subject to change. 2 / 18 CONFIDENTIAL R2A15218FP-76A BLOCK DIAGRAM AND PIN CONFIGURATION (TOP VIEW) AGND SWC AGND SLC AGND SBLC INLB/RECL2 INRB/RECR2 INR11/RECR5 INL10/RECL4 RECR3 INL11/RECL5 FLIN1 RECL3 CIN1 FRIN1 SLIN1 SWIN1 AVEE MUTE FLIN2 FRIN2 SLIN2 SR
7、IN2 CIN2 SWIN2 SBLIN2 SBRIN2 AVCC TREL BASSL1 BASSL2 FLOUT CC FLC FROUT AGND FRC ADCR SBLIN1 SRIN1 SBRIN1 SBL OUT ADCL SBR OUT SLOUT SBRC SROUT SWOUT SRC COUT INL5 INL1 INR1 INL2 INR2 INL3 INR3 INL4 INR4 INR5 INL6 INR6 INL7 INR7 INL8 INR8 INLA/RECL1 INRA/RECR1 INL9 INR9 SUBR SUBL DGND INR10/RECR4 DA
8、TA CLOCK BASSR1 BASSR2 TRER N.C. AGND N.C. AGND N.C. N.C. N.C. N.C. SBRCIN SBLCIN N.C. N.C. AGND N.C. N.C. N.C. N.C. N.C. N.C. N.C. MAIN SUB REC ATT 0/-6/-12/-18dB Bass/ Treble -14+14dB (2dB step) +42-95dB, -(0.5dBstep) +42-95dB, -(0.5dBstep) +42-95dB, -(0.5dBstep) +42-95dB, -(0.5dBstep) +42-95dB, -
9、(0.5dBstep) +42-95dB, -(0.5dBstep) Tone +420dB (0.5dBstep) Tone Bass/ Treble -14+14dB (2dB step) 0-95dB, - (0.5dBstep) +420dB (0.5dBstep) 0-95dB, - (0.5dBstep) MCU I/F AVEE AVCC Bypass Tone Tone+MIX Bypass ToneTone+MIX CMIX SWMIX MAIN SUB MAIN SUB 81828384858687888990919293949596979899100 1 2 3 4 5
10、6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 5049484746454443424140393837363534333231 162 R2A15218FP Pin Function 8-CHANNEL ELECTRONIC VOLUME With 11-Input selector And Tone control R2
11、A15218FPR2A15218FP PRELIMINARY Notice ; This is not a final specification. Some parametric limits are subject to change. 3 / 18 CONFIDENTIAL R2A15218FP-76A PIN DESCRIPTION PIN No. Name Function 49DATA Input pin of control data 50CLOCKInput pin of control clock Output pin of FL/FR/C/SW/SL/SR/SBL/SBR
12、channel FRIN2, FLIN2, SRN2,SLIN2, SWIN2,CIN2, SBRIN2,SBLIN2 43,42, 41,40, 39,38, 37,36 Input pin of L/R/C/SW/SL/SR/SBL/SBR channel (Multi IN 1/2) Output pin for L/R channel REC Output Frequency characteristic setting pin of L/R channel tone control (Treble)28,34TREL, TRER 26,27, 32,33 23,21, 17,15,
13、11,9, 5,3 FROUT,FLOUT, COUT,SWOUT, SROUT, SLOUT, SBROUT,SBLOUT BASSL1,BASSL2 BASSR1,BASSR2 FLIN1, FRIN1, CIN1,SWIN1, SLIN1,SRIN1, SBLIN1,SBRIN1 93,94, 95,96, 97,98, 99,100 Frequency characteristic setting pin of L/R channel tone control (Bass) 24,20, 18,14, 12,8, 6,2 FRC,FLC, CC,SWC, SRC,SLC, SBRC,S
14、BLC Connects capacitor for reducing click noise of L/R/C/SW/SL/SR/SBL/SBR channel volume INL1,INL2, INL3, INL4,INL5,INL6, INL7,INL8,INL9 Input pin of L/R channel (Input Selector) 59,61,63, 65,67,69, 71,73,79 INR1,INR2, INR3, INR4,INR5,INR6, INR7,INR8,INR9 58,60,62, 64,66,68, 70,72,78 54,55ADCL, ADCR
15、Output pin for L/R channel ADC 90,91 4,7,10,16, 19,22,56 AGND Analog ground of internal circuit 30AVCCPositive power supply to internal circuit 48DGNDDigital ground of internal circuit 52AVEENegative power supply to internal circuit 46,47SUBL,SUBROutput pin for L/R channel SUB Output RECR3,RECL3 51M
16、UTEOutside Mute Control PIN 75,76, 81,82, 83,84, 85,86 INRA/RECR1,INLA/RECL1, INRB/RECR2,INLB/RECL2, INR10/RECR4,INL10/RECL4, INR11/RECR5,INL11/RECL5 Input pin of L/R channel (Input Selector)/ Output pin for L/R channel REC Output N.C. 1,13,25,29,31, 35,53, 57,74,77,80, 87,88,89,92 No Connected PIN
17、44,45SBRCIN,SBLCINInput pin for SBL/SBR channel Volume 163 BD3812F (INPUT:IC5202) NJM2595MTE1 (VIDEO:IC5001) NJM2586AVC3(VIDEO:IC5002) 14 OUT1 13 OUT2 12 SEL DGND MUTE 11 10 DA VCC VEE AGND AGND AGND IN 1 9 CL 87 6 5 4 2 LOGIC IN 23 1 NJM2595 - 1 - 5-INPUT 3-OUTPUT VIDEO SWITCH I GENERAL DESCRIPTION
18、 I PACKAGE OUTLINE I FEATURES G 5-input 3-output G Operating Voltage 4.0 to 6.5V G Operating current 15mAtyp. at Vcc=5V G Crosstalk -65dBtyp. G Internal 6dB Amplifier G Internal 75 Driver G Bipolar Technology G Package Outline DIP16,DMP16 I PIN CONFIGURATION and BLOCK DIAGRAM 13 9 7 5 3 20k 20k 20k
19、20k 1610 14 2 1 15 11 81264 6dB Amp 75 Driver S3 S2 S4 S1 20k 20k 20k S5 S6 S7 Vin1 Vin2 Vin3 Vin4 Vin5 SW3SW4 SW5SW1SW2V+ GND V- Vout3 Vout2 Vout1 6dB Amp 6dB Amp 75 Driver 75 Driver Ver.4 NJM2586A - 1 - WIDE BAND 3-INPUT 1-OUTPUT 3-CIRCUIT VIDEO AMPLIFIER ?GENERAL DESCRIPTION ?PACKAGE OUTLINE The
20、NJM2586A is a wide band 3-input 1-output 3-circuit video amplifier. It is suitable for Y, Pb, and Pr signal because frequency range is 50MHz.The NJM2586A is suitable for AV receiver, STB, and other high quality AV systems. ? FEATURES ? Operating Voltage 4.5 to 5.5V ? Wide frequency range 0dB at 50MH
21、z typ. ? Internal 3 input-1output 3-circuit video switch ? Internal 6dB Amplifier ? Internal 75 Driver Circuit (2-system drive) ? Power Save Circuit ? Bipolar Technology ? Package Outline SDIP22, SSOP20-C3 (under development) ?BLOCK DIAGRAM NJM2586AVC3 NJM2586AL SDIP22 9 10 8 5 6 7 4 3 2 1 1112 13 1
22、6 15 14 17 18 19 20 21 22CH1 IN1 CH1 IN3 CH1 IN2 SW1 SW2 GND CH1 OUT V-1 CH2 OUT CH3 IN2 CH3 IN3 V+2 CH2 IN3 CH2 IN1 CH3 OUT CH3 IN1 V+1 CH2 IN2 V-2 PS 75 Driver Bias Cont2 Cont1 Cont1 Cont2 Cont1 Cont2 6dB Amp Bias Bias Bias Bias Bias Bias Bias 75 Driver 75 Driver Bias 6dB Amp 6dB Amp GNDGND 9 10 8
23、 5 6 7 4 3 2 1 11 14 13 12 15 16 17 18 19 20CH1 IN1 CH1 IN3 CH1 IN2 SW1 SW2 GND CH1 OUT V-1 CH2 OUT CH3 IN2 CH3 IN3 V+2 CH2 IN3 CH2 IN1 CH3 OUT CH3 IN1 V+1 CH2 IN2 V-2 PS 75 Driver Bias Cont2 Cont1 Cont1 Cont2 Cont1 Cont2 6dB Amp Bias Bias Bias Bias Bias Bias Bias 75 Driver 75 Driver Bias 6dB Amp 6d
24、B Amp SSOP20-C3 164 2. FL DISPLAY FLD (018BT021GINK) (FRONT : FL4400) PIN CONNECTION GRID ASSIGNMENT qT7 165 ANODE CONNECTION 166 MAIN MAIN PCB ASSY Parts indicated by nspon this table cannot be supplied. The parts listed below are only for maintenance. Therefore they might differ from the parts use
- 配套讲稿:
如PPT文件的首页显示word图标,表示该PPT已包含配套word讲稿。双击word图标可打开word文档。
- 特殊限制:
部分文档作品中含有的国旗、国徽等图片,仅作为作品整体效果示例展示,禁止商用。设计者仅对作品中独创性部分享有著作权。
- 关 键 词:
- Denon AVRS900W avr sm2 维修 电路 原理图