Denon-AVRX3100W-avr-sm1维修电路原理图.pdf
《Denon-AVRX3100W-avr-sm1维修电路原理图.pdf》由会员分享,可在线阅读,更多相关《Denon-AVRX3100W-avr-sm1维修电路原理图.pdf(217页珍藏版)》请在收音机爱好者资料库上搜索。
1、START:|qzT7t3cIXfGvpSN6RPbAWw=|uIcHwTG8bSc1rQFPDJxrHgoyZnflHyhrvxeyNKMuaMg=|RtRIz5LbaS+BXuKmvA5tJg=|:END MODELJPE3E2EKEAE1E1CE1K AVR-X3100WPPP INTEGRATED NETWORK AV RECEIVER Ver. 3 Please use this service manual with referring to the operating instructions without fail. Some illustrations using in t
2、his service manual are slightly different from the actual set. For purposes of improvement, specifications and design are subject to change without notice. Please refer to the MODIFICATION NOTICE.e SERVICE MANUAL e D must connect recommended filter 44VCOMONoADC common voltage output; must connect ex
3、ternal decoupling capacitor 45AGNDADGround, for ADC analog 46VCCADPower supply, 5.0 V (typ.), for ADC analog 47VINLINoADC analog voltage input, left channel 48VINRINoADC analog voltage input, right channel (1) Schmitt trigger input (2) Schmitt trigger input (3) Open-drain configuration in I2C mode (
4、4) Onboard pull-down resistor (50 k, typical) (5) CMOS Schmitt trigger input PCM9211 BLOCK DIAGRAM Clock/Data Recovery MPIO_A SELECTOR MPIO_C SELECTOR MPIO _B SELECTOR ADC Com. Supply MPO0/1 SELECTOR MPO0 MPO1 MAIN OUTPUT SCKO BCK LRCK DOUT PORT RXIN8 RXIN9 RXIN10 RXIN11 DITOUT AUTO DIR ADC AUXIN0 A
5、UXIN1 AUXIN2 AUTO DIR ADC AUXIN0 AUXIN1 AUXIN2 AUTO DIR ADC AUXIN0 AUXIN1 DIT Lock:DIR Unlock:ADC AUXIN2 AUXOUT OSC Divider XMCKO Divider XMCKO DITOUT RECOUT0 RECOUT1 AUXIN0 AUXIN1 ADC Standalone ADC Mode Control Function Control REGISTER POWER SUPPLY MC /SCL MDI/SDA MDO /ADR0 MS/ADR1 FILT PLL DIR L
6、ock Detection ERROR/INT0 NPCM/INT1 ADC Clock (SCK/BCK/LRCK) (To MPIO _A This is not a final specification. Some parametric limits are subject to change. 2 / 18 CONFIDENTIAL R2A15218FP-76A BLOCK DIAGRAM AND PIN CONFIGURATION (TOP VIEW) AGND SWC AGND SLC AGND SBLC INLB/RECL2 INRB/RECR2 INR11/RECR5 INL
7、10/RECL4 RECR3 INL11/RECL5 FLIN1 RECL3 CIN1 FRIN1 SLIN1 SWIN1 AVEE MUTE FLIN2 FRIN2 SLIN2 SRIN2 CIN2 SWIN2 SBLIN2 SBRIN2 AVCC TREL BASSL1 BASSL2 FLOUT CC FLC FROUT AGND FRC ADCR SBLIN1 SRIN1 SBRIN1 SBL OUT ADCL SBR OUT SLOUT SBRC SROUT SWOUT SRC COUT INL5 INL1 INR1 INL2 INR2 INL3 INR3 INL4 INR4 INR5
8、 INL6 INR6 INL7 INR7 INL8 INR8 INLA/RECL1 INRA/RECR1 INL9 INR9 SUBR SUBL DGND INR10/RECR4 DATA CLOCK BASSR1 BASSR2 TRER N.C. AGND N.C. AGND N.C. N.C. N.C. N.C. SBRCIN SBLCIN N.C. N.C. AGND N.C. N.C. N.C. N.C. N.C. N.C. N.C. MAIN SUB REC ATT 0/-6/-12/-18dB Bass/ Treble -14+14dB (2dB step) +42-95dB, -
9、(0.5dBstep) +42-95dB, -(0.5dBstep) +42-95dB, -(0.5dBstep) +42-95dB, -(0.5dBstep) +42-95dB, -(0.5dBstep) +42-95dB, -(0.5dBstep) Tone +420dB (0.5dBstep) Tone Bass/ Treble -14+14dB (2dB step) 0-95dB, - (0.5dBstep) +420dB (0.5dBstep) 0-95dB, - (0.5dBstep) MCU I/F AVEE AVCC Bypass Tone Tone+MIX Bypass To
10、ne Tone+MIX CMIX SWMIX MAIN SUB MAIN SUB 81828384858687888990919293949596979899100 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 5049484746454443424140393837363534333231 182 R
11、2A15218FP Pin Function 8-CHANNEL ELECTRONIC VOLUME With 11-Input selector And Tone control R2A15218FPR2A15218FP PRELIMINARY Notice ; This is not a final specification. Some parametric limits are subject to change. 3 / 18 CONFIDENTIAL R2A15218FP-76A PIN DESCRIPTION PIN No. Name Function 49DATA Input
12、pin of control data 50CLOCKInput pin of control clock Output pin of FL/FR/C/SW/SL/SR/SBL/SBR channel FRIN2, FLIN2, SRN2,SLIN2, SWIN2,CIN2, SBRIN2,SBLIN2 43,42, 41,40, 39,38, 37,36 Input pin of L/R/C/SW/SL/SR/SBL/SBR channel (Multi IN 1/2) Output pin for L/R channel REC Output Frequency characteristi
13、c setting pin of L/R channel tone control (Treble)28,34TREL, TRER 26,27, 32,33 23,21, 17,15, 11,9, 5,3 FROUT,FLOUT, COUT,SWOUT, SROUT, SLOUT, SBROUT,SBLOUT BASSL1,BASSL2 BASSR1,BASSR2 FLIN1, FRIN1, CIN1,SWIN1, SLIN1,SRIN1, SBLIN1,SBRIN1 93,94, 95,96, 97,98, 99,100 Frequency characteristic setting pi
14、n of L/R channel tone control (Bass) 24,20, 18,14, 12,8, 6,2 FRC,FLC, CC,SWC, SRC,SLC, SBRC,SBLC Connects capacitor for reducing click noise of L/R/C/SW/SL/SR/SBL/SBR channel volume INL1,INL2, INL3, INL4,INL5,INL6, INL7,INL8,INL9 Input pin of L/R channel (Input Selector) 59,61,63, 65,67,69, 71,73,79
15、 INR1,INR2, INR3, INR4,INR5,INR6, INR7,INR8,INR9 58,60,62, 64,66,68, 70,72,78 54,55ADCL, ADCROutput pin for L/R channel ADC 90,91 4,7,10,16, 19,22,56 AGND Analog ground of internal circuit 30AVCCPositive power supply to internal circuit 48DGNDDigital ground of internal circuit 52AVEENegative power s
16、upply to internal circuit 46,47SUBL,SUBROutput pin for L/R channel SUB Output RECR3,RECL3 51MUTEOutside Mute Control PIN 75,76, 81,82, 83,84, 85,86 INRA/RECR1,INLA/RECL1, INRB/RECR2,INLB/RECL2, INR10/RECR4,INL10/RECL4, INR11/RECR5,INL11/RECL5 Input pin of L/R channel (Input Selector)/ Output pin for
17、 L/R channel REC Output N.C. 1,13,25,29,31, 35,53, 57,74,77,80, 87,88,89,92 No Connected PIN 44,45SBRCIN,SBLCINInput pin for SBL/SBR channel Volume 183 NJW1194A (INPUT : IC484) NJW1194 2-CHANNEL ELECTRONIC VOLUME WITH INPUT SELECTOR AND TONE CONTROL I I I I GENERAL DESCRIPTION I I I IPACKAGE OUTLINE
18、 I I I I FEATURES G G G G G G G G G G G I I I I BLOCK DIAGRAM NJW1194V 184 2. FL DISPLAY FLD (018BT021GINK) (FRONT : FL601) PIN CONNECTION GRID ASSIGNMENT qT7 185 ANODE CONNECTION 186 FRONT FRONT PCB ASSY Parts indicated by nspon this table cannot be supplied. The parts listed below are only for mai
19、ntenance. Therefore they might differ from the parts used in the unit in appearances or dimensions NOTE:The symbols in the column Remarks indicate the following destinations. E3 : U.S.A. & Canada model E2 : Europe model E1C : China model E1 : Asia model JP : Japan model B : Black model SG : Silver g
20、old model REF No.Part No.Part NameRemarksQtyNewVer SEMICONDUCTORS GROUP D600100D9630328409DIODE,RECTIFIER,AXIALCVD1N4007ST1 D600300D9430087209DIODE,ZENER,1/2W,24VCVDZJ24BT1 D600490M-HD302450RDIODE,ZENER,1/2W,13VCVDZJ13BT1 D600690M-HD302360RDIODE,ZENER,1/2W,6.8VCVDZJ6.8BT1 D6301-6303943202500730SDIOD
21、E,ZENER(5.1V/0.5W,SOD-123)CVDMM1Z5V1H3 D6403963263100960SLED,WHITE/REDE3CVDPVBWR5A2M1 D6403943176010090SL.E.D,(GREEN/RED5PI)E2, E1CCVDBLBJEGJ204L1 D6404943209001080SDIODE,CHIP,SWITCHINGCVD1SS355T1 D6803963209003510SDIODE,RELIABLEESDPROTECTIONCVDCDS3C05HDMI11 D6835,6836963209003510SDIODE,RELIABLEESDP
22、ROTECTIONCVDCDS3C05HDMI12 IC631943232100380SI.C,DUALOPAMP(SOP-8P)CVINJM8080G1 Q6001943219006820ST.RCVTKTC1027YT1 Q6002943216500020ST.R,RT1N141C(10K-10K)CVTRT1N141C1 Q6003,6004943214500020ST.R,2SC3052CVT2SC30522 Q6201943215500020ST.R,RT1P141C(10K-10K)CVTRT1P141C1 Q6302943216500020ST.R,RT1N141C(10K-10
23、K)CVTRT1N141C1 Q6401943216500020ST.R,RT1N141C(10K-10K)CVTRT1N141C1 Q6402,6403943215500020ST.R,RT1P141C(10K-10K)CVTRT1P141C2 Q6404943216500020ST.R,RT1N141C(10K-10K)CVTRT1N141C1 Q6651943216500020ST.R,RT1N141C(10K-10K)CVTRT1N141C1 RESISTOR GROUP R6004nspRES,CHIP(1608/5%/10Kohm)CRJ10DJ103T1 R6006,6007ns
24、pRES,CHIP(1608/5%/10ohm)CRJ10DJ100T2 R6008nspRES,CHIP(1608/5%/1ohm)CRJ10DJ1R0T1 R6010nspRES,CHIP(1608/5%/1ohm)CRJ10DJ1R0T1 R6012-6015nspRES,CHIP(1608/5%/220ohm)CRJ10DJ221T4 R6016nspRES,CHIP(1608/5%/39Kohm)CRJ10DJ393T1 R6017nspRES,CHIP(1608/5%/10Kohm)CRJ10DJ103T1 R6018-6021nspRES,CHIP(1608/5%/100ohm)
- 配套讲稿:
如PPT文件的首页显示word图标,表示该PPT已包含配套word讲稿。双击word图标可打开word文档。
- 特殊限制:
部分文档作品中含有的国旗、国徽等图片,仅作为作品整体效果示例展示,禁止商用。设计者仅对作品中独创性部分享有著作权。
- 关 键 词:
- Denon AVRX3100W avr sm1 维修 电路 原理图