Denon-AVRE400-avr-sm维修电路原理图.pdf
《Denon-AVRE400-avr-sm维修电路原理图.pdf》由会员分享,可在线阅读,更多相关《Denon-AVRE400-avr-sm维修电路原理图.pdf(198页珍藏版)》请在收音机爱好者资料库上搜索。
1、MODELJPE3E2EKEAE1E1KE1C AVR-E400P AVR-X2000PPPP INTEGRATED NETWORK AV RECEIVER Ver. 4 Please use this service manual with referring to the operating instructions without fail. Some illustrations using in this service manual are slightly different from the actual set. For purposes of improvement, spe
2、cifications and design are subject to change without notice. Cautions when replacing the FRONT PANEL(Only AVR-X2000E3):Depending on when the model was manufactured, there may be washers in the FRONT PANEL screw positions. Washers are not used in the replacement FRONT PANEL.If you are replacing a FRO
3、NT PANEL that has washers, discard the washers. Please refer to the MODIFICATION NOTICE.e SERVICE MANUAL e D must connect recommended filter 44VCOMONoADC common voltage output; must connect external decoupling capacitor 45AGNDADGround, for ADC analog 46VCCADPower supply, 5.0 V (typ.), for ADC analog
4、 47VINLINoADC analog voltage input, left channel 48VINRINoADC analog voltage input, right channel (1) Schmitt trigger input (2) Schmitt trigger input (3) Open-drain configuration in I2C mode (4) Onboard pull-down resistor (50 k, typical) (5) CMOS Schmitt trigger input PCM9211 BLOCK DIAGRAM Clock/Dat
5、a Recovery MPIO_A SELECTOR MPIO_C SELECTOR MPIO _B SELECTOR ADC Com. Supply MPO0/1 SELECTOR MPO0 MPO1 MAIN OUTPUT SCKO BCK LRCK DOUT PORT RXIN8 RXIN9 RXIN10 RXIN11 DITOUT AUTO DIR ADC AUXIN0 AUXIN1 AUXIN2 AUTO DIR ADC AUXIN0 AUXIN1 AUXIN2 AUTO DIR ADC AUXIN0 AUXIN1 DIT Lock:DIR Unlock:ADC AUXIN2 AUX
6、OUT OSC Divider XMCKO Divider XMCKO DITOUT RECOUT0 RECOUT1 AUXIN0 AUXIN1 ADC Standalone ADC Mode Control Function Control REGISTER POWER SUPPLY MC /SCL MDI/SDA MDO /ADR0 MS/ADR1 FILT PLL DIR Lock Detection ERROR/INT0 NPCM/INT1 ADC Clock (SCK/BCK/LRCK) (To MPIO _A This is not a final specification. S
7、ome parametric limits are subject to change. 2 / 18 CONFIDENTIAL R2A15220FP-87D BLOCK DIAGRAM AND PIN CONFIGURATION (TOP VIEW) AGND SWC SLC INLB/RECL2 INRB/RECR2 INR11/RECR5 INL10/RECL4 RECR3 INL11/RECL5 FLIN1 RECL3 CIN1 FRIN1 SLIN1 SWIN1 AVEE MUTE FLIN2 FRIN2 SLIN2 SRIN2 CIN2 SWIN2 SBLIN2 SBRIN2 AV
8、CC TREL BASSL1 BASSL2 FLOUT FLC FROUT AGND FRC ADCR SBLIN1 SRIN1 SBRIN1 SBL OUT ADCL SBR OUT SLOUT SBRC SROUT SWOUT SRC COUTINL5 INL1 INR1 INL2 INR2 INL3 INR3 INL4 INR4 INR5 INL6 INR6 INL7 INR7 INL8 INR8 INLA/RECL1 INRA/RECR1 INL9 INR9 SUBR1 SUBL1 INR10/RECR4 DATA CLOCK BASSR1 BASSR2 AGND AGND SBRCI
9、N SBLCIN AGND SBLC FR Pre-OUT FL Pre-OUT SBR Pre-OUT TRER SUBR2 SUBL2 SRCIN SLCIN SR Pre-OUT SL Pre-OUT SBL Pre-OUT INR12 INL12 INR13 INL13 INR14 INL14 CC AGND DGND REC ATT 0/-6/-12/-18dB Bass/ Treble -14+14dB (2dB step) +42-95dB, -(0.5dBstep) +42-95dB, -(0.5dBstep) +42-95dB, -(0.5dBstep) +42-95dB,
10、-(0.5dBstep) +42-95dB, -(0.5dBstep) +42-95dB, -(0.5dBstep) Tone +420dB (0.5dBstep) Tone Bass/ Treble -14+14dB (2dB step) 0-95dB, - (0.5dBstep) +420dB (0.5dBstep) 0-95dB, - (0.5dBstep) MCU I/F AVEE AVCC Bypass Tone Tone+MIX Bypass Tone Tone+MIX MAIN SUB MAIN SUB 81828384858687888990919293949596979899
11、100 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 5049484746454443424140393837363534333231 MAIN SUB1 SUB2 167 R2A15218FPPinFunction 8-CHANNEL ELECTRONIC VOLUME With 14-Input s
12、elector And Tone control R2A15220FPR2A15220FP PRELIMINARY Notice ; This is not a final specification. Some parametric limits are subject to change. 3 / 18 CONFIDENTIAL R2A15220FP-87D PIN DESCRIPTION PIN No. Name Function 49DATA Input pin of control data 50CLOCKInput pin of control clock Output pin o
13、f FL/FR/C/SW/SL/SR/SBL/SBR channel FRIN2, FLIN2, SRN2,SLIN2, SWIN2,CIN2, SBRIN2,SBLIN2 43,42, 41,40, 39,38, 37,36 Multi Input pin of L/R/C/SW/SL/SR/SBL/SBR channel (Multi IN 1/2) Output pin for L/R channel REC Output Frequency characteristic setting pin of L/R channel tone control (Treble) 27,30 TRE
14、L, TRER 25,26, 28,29 22,20, 16,14, 10, 8, 2, 100 FROUT,FLOUT, COUT,SWOUT, SROUT, SLOUT, SBROUT,SBLOUT BASSL1,BASSL2 BASSR1,BASSR2 FLIN1, FRIN1, CIN1,SWIN1, SLIN1,SRIN1, SBLIN1,SBRIN1 90,91, 92,93, 94,95, 96,97 Frequency characteristic setting pin of L/R channel tone control (Bass) 24,18, 17,13, 12,
15、6, 4, 98 FRC,FLC, CC,SWC, SRC,SLC, SBRC,SBLC Connects capacitor for reducing click noise of L/R/C/SW/SL/SR/SBL/SBR channel volume INL1,INL2, INL3,INL4, INL5,INL6,INL7,INL8, INL9,INL12,INL13,INL14 Input pin of L/R channel (Input Selector) 57,59,61,63, 65,67,69,71, 75,83,85,87 INR1,INR2, INR3,INR4, IN
16、R5,INR6,INR7,INR8, INR9,INR12,INR13,INR14 56,58,60,62, 64,6668,70, 74,82,84,86 53,54ADCL, ADCROutput pin for L/R channel ADC 88,89 1,5,9,15, 21,55,98 AGND Analog ground of internal circuit 31AVCCPositive power supply to internal circuit 48DGNDDigital ground of internal circuit 52AVEENegative power s
17、upply to internal circuit 46,47 33,32 SUBL1,SUBR1 SUBL2,SUBR2 Output pin for L/R channel SUB1/SUB2 Output RECR3,RECL3 51 MUTEOutside Mute Control PIN 72,73, 76,77, 78,79 80,81 INRA/RECR1,INLA/RECL1, INRB/RECR2,INLB/RECL2, INR10/RECR4,INL10/RECL4, INR11/RECR5,INL11/RECL5 Input pin of L/R channel (Inp
18、ut Selector)/ Output pin for L/R channel REC Output 44,45 34,35 SBRCIN,SBLCIN SRCIN,SLCIN 3rdMulti Input pin for SBL/SBR/SL/SR channel Volume that is able to swap SBR/SBL with SR/SL FR Pre-out,FL Pre-out, SR Pre-out, SL Pre-out, SBR Pre-out,SBL Pre-out Pre-output pin of FL/FR/SL/SR/SBL/SBR channel 2
19、3,19, 11, 7, 3, 99 168 NJW1194A(AUDIO:IC484,IC489) NJM2586AM(VIDEO:IC5003) NJW1194 2-CHANNEL ELECTRONIC VOLUME WITH INPUT SELECTOR AND TONE CONTROL I I I I GENERAL DESCRIPTION I I I IPACKAGE OUTLINE I I I I FEATURES G G G G G G G G G G G I I I I BLOCK DIAGRAM NJW1194V Ver.4 NJM2586A - 1 - WIDE BAND
20、3-INPUT 1-OUTPUT 3-CIRCUIT VIDEO AMPLIFIER ?GENERAL DESCRIPTION ?PACKAGE OUTLINE The NJM2586A is a wide band 3-input 1-output 3-circuit video amplifier. It is suitable for Y, Pb, and Pr signal because frequency range is 50MHz.The NJM2586A is suitable for AV receiver, STB, and other high quality AV s
21、ystems. ? FEATURES ? Operating Voltage 4.5 to 5.5V ? Wide frequency range 0dB at 50MHz typ. ? Internal 3 input-1output 3-circuit video switch ? Internal 6dB Amplifier ? Internal 75 Driver Circuit (2-system drive) ? Power Save Circuit ? Bipolar Technology ? Package Outline SDIP22, SSOP20-C3 (under de
22、velopment) ?BLOCK DIAGRAM NJM2586AVC3 NJM2586AL SDIP22 9 10 8 5 6 7 4 3 2 1 1112 13 16 15 14 17 18 19 20 21 22CH1 IN1 CH1 IN3 CH1 IN2 SW1 SW2 GND CH1 OUT V-1 CH2 OUT CH3 IN2 CH3 IN3 V+2 CH2 IN3 CH2 IN1 CH3 OUT CH3 IN1 V+1 CH2 IN2 V-2 PS 75 Driver Bias Cont2 Cont1 Cont1 Cont2 Cont1 Cont2 6dB Amp Bias
23、 Bias Bias Bias Bias Bias Bias 75 Driver 75 Driver Bias 6dB Amp 6dB Amp GNDGND 9 10 8 5 6 7 4 3 2 1 11 14 13 12 15 16 17 18 19 20CH1 IN1 CH1 IN3 CH1 IN2 SW1 SW2 GND CH1 OUT V-1 CH2 OUT CH3 IN2 CH3 IN3 V+2 CH2 IN3 CH2 IN1 CH3 OUT CH3 IN1 V+1 CH2 IN2 V-2 PS 75 Driver Bias Cont2 Cont1 Cont1 Cont2 Cont1
24、 Cont2 6dB Amp Bias Bias Bias Bias Bias Bias Bias 75 Driver 75 Driver Bias 6dB Amp 6dB Amp SSOP20-C3 169 2. FL DISPLAY FLD(018BT021GINK)(FRONT:FL4400) PIN CONNECTION qT7 170 GRID ASSIGNMENT 171 ANODE CONNECTION 172 MAIN 1 MAIN PCB ASSY NOTE: X2000E3 : U.S.A. & Canada model X2000E2 : Europe model X20
- 配套讲稿:
如PPT文件的首页显示word图标,表示该PPT已包含配套word讲稿。双击word图标可打开word文档。
- 特殊限制:
部分文档作品中含有的国旗、国徽等图片,仅作为作品整体效果示例展示,禁止商用。设计者仅对作品中独创性部分享有著作权。
- 关 键 词:
- Denon AVRE400 avr sm 维修 电路 原理图