Denon-AVR3311-avr-sm维修电路原理图.pdf
《Denon-AVR3311-avr-sm维修电路原理图.pdf》由会员分享,可在线阅读,更多相关《Denon-AVR3311-avr-sm维修电路原理图.pdf(216页珍藏版)》请在收音机爱好者资料库上搜索。
1、D SAA7121 VSSD338Idigital ground 3 VDDD339Idigital supply voltage 3 RESET40Ireset input, active LOW; after reset is applied, all digital I/Os are in input mode; the I2C-bus receiver waits for the START condition SCL41II2C-bus serial clock input SDA42I/OI2C-bus serial data input/output TTXRQ43Otelete
2、xt request output, indicating when bit stream is valid TTX44Iteletext bit stream input 184 SA7121PinDescription 1997 Jan 064 Philips SemiconductorsPreliminary specification Digital Video Encoder (ConDENC)SAA7120; SAA7121 PINNING SYMBOLPINI/ODESCRIPTION res.1reserved SP2Itest pin; connected to digita
3、l ground for normal operation AP3Itest pin; connected to digital ground for normal operation LLC4Iline-locked clock; this is the 27 MHz master clock for the encoder VSSD15Idigital ground 1 VDDD16Idigital supply voltage 1 RCV17I/Oraster control 1 for video port; this pin receives/provides a VS/FS/FSE
4、Q signal RCV28I/Oraster control 2 for video port; this pin provides an HS pulse of programmable length or receives an HS pulse MP79I MPEG port; it is an input for“CCIR 656” style multiplexed Cb Y, Cr data MP610I MP511I MP412I MP313I MP214I MP115I MP016I VDDD217Idigital supply voltage 2 VSSD218Idigit
5、al ground 2 RTCI19IReal Time Control input; if the LLC clock is provided by an SAA7111 or SAA7151B, RTCI should be connected to pin RTCO of the decoder to improve the signal quality res.20reserved SA21Ithe I2C-bus slave address select input pin; LOW: slave address = 88H, HIGH = 8CH res.22reserved re
6、s.23reserved C24Oanalog output of the chrominance signal VDDA125Ianalog supply voltage 1 for the C DAC res.26reserved Y27Oanalog output of VBS signal VDDA228Ianalog supply voltage 2 for the Y DAC res.29reserved CVBS30Oanalog output of the CVBS signal VDDA331Ianalog supply voltage 3 for the CVBS DAC
7、VSSA132Ianalog ground 1 for the DACs VSSA233Ianalog ground 2 for the oscillator and reference voltage XTALO34Ocrystal oscillator output (to crystal) XTALI35Icrystal oscillator input (from crystal); if the oscillator is not used, this pin should be connected to ground VDDA436Ianalog supply voltage 4
8、for the oscillator and reference voltage XCLK37Oclock output of the crystal oscillator 185 R2A15220FP(AUDIO:IC3003) 8-CHANNEL ELECTRONIC VOLUME With 14-Input selector And Tone control R2A15220FPR2A15220FP PRELIMINARY Notice ; This is not a final specification. Some parametric limits are subject to c
9、hange. 2 / 18 CONFIDENTIAL R2A15220FP-87D BLOCK DIAGRAM AND PIN CONFIGURATION (TOP VIEW) AGND SWC SLC INLB/RECL2 INRB/RECR2 INR11/RECR5 INL10/RECL4 RECR3 INL11/RECL5 FLIN1 RECL3 CIN1 FRIN1 SLIN1 SWIN1 AVEE MUTE FLIN2 FRIN2 SLIN2 SRIN2 CIN2 SWIN2 SBLIN2 SBRIN2 AVCC TREL BASSL1 BASSL2 FLOUT FLC FROUT
10、AGND FRC ADCR SBLIN1 SRIN1 SBRIN1 SBL OUT ADCL SBR OUT SLOUT SBRC SROUT SWOUT SRC COUTINL5 INL1 INR1 INL2 INR2 INL3 INR3 INL4 INR4 INR5 INL6 INR6 INL7 INR7 INL8 INR8 INLA/RECL1 INRA/RECR1 INL9 INR9 SUBR1 SUBL1 INR10/RECR4 DATA CLOCK BASSR1 BASSR2 AGND AGND SBRCIN SBLCIN AGND SBLC FR Pre-OUT FL Pre-O
11、UT SBR Pre-OUT TRER SUBR2 SUBL2 SRCIN SLCIN SR Pre-OUT SL Pre-OUT SBL Pre-OUT INR12 INL12 INR13 INL13 INR14 INL14 CC AGND DGND REC ATT 0/-6/-12/-18dB Bass/ Treble -14+14dB (2dB step) +42-95dB, -(0.5dBstep) +42-95dB, -(0.5dBstep) +42-95dB, -(0.5dBstep) +42-95dB, -(0.5dBstep) +42-95dB, -(0.5dBstep) +4
12、2-95dB, -(0.5dBstep) Tone +420dB (0.5dBstep) Tone Bass/ Treble -14+14dB (2dB step) 0-95dB, - (0.5dBstep) +420dB (0.5dBstep) 0-95dB, - (0.5dBstep) MCU I/F AVEE AVCC Bypass Tone Tone+MIX Bypass Tone Tone+MIX MAIN SUB MAIN SUB 81828384858687888990919293949596979899100 1 2 3 4 5 6 7 8 9 10 11 12 13 14 1
13、5 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 5049484746454443424140393837363534333231 MAIN SUB1 SUB2 186 R2A15220FPPinFunction 8-CHANNEL ELECTRONIC VOLUME With 14-Input selector And Tone control R2A15220FPR2A
14、15220FP PRELIMINARY Notice ; This is not a final specification. Some parametric limits are subject to change. 3 / 18 CONFIDENTIAL R2A15220FP-87D PIN DESCRIPTION PIN No. Name Function 49DATA Input pin of control data 50CLOCKInput pin of control clock Output pin of FL/FR/C/SW/SL/SR/SBL/SBR channel FRI
15、N2, FLIN2, SRN2,SLIN2, SWIN2,CIN2, SBRIN2,SBLIN2 43,42, 41,40, 39,38, 37,36 Multi Input pin of L/R/C/SW/SL/SR/SBL/SBR channel (Multi IN 1/2) Output pin for L/R channel REC Output Frequency characteristic setting pin of L/R channel tone control (Treble) 27,30 TREL, TRER 25,26, 28,29 22,20, 16,14, 10,
16、 8, 2, 100 FROUT,FLOUT, COUT,SWOUT, SROUT, SLOUT, SBROUT,SBLOUT BASSL1,BASSL2 BASSR1,BASSR2 FLIN1, FRIN1, CIN1,SWIN1, SLIN1,SRIN1, SBLIN1,SBRIN1 90,91, 92,93, 94,95, 96,97 Frequency characteristic setting pin of L/R channel tone control (Bass) 24,18, 17,13, 12, 6, 4, 98 FRC,FLC, CC,SWC, SRC,SLC, SBR
17、C,SBLC Connects capacitor for reducing click noise of L/R/C/SW/SL/SR/SBL/SBR channel volume INL1,INL2, INL3,INL4, INL5,INL6,INL7,INL8, INL9,INL12,INL13,INL14 Input pin of L/R channel (Input Selector) 57,59,61,63, 65,67,69,71, 75,83,85,87 INR1,INR2, INR3,INR4, INR5,INR6,INR7,INR8, INR9,INR12,INR13,IN
18、R14 56,58,60,62, 64,6668,70, 74,82,84,86 53,54ADCL, ADCROutput pin for L/R channel ADC 88,89 1,5,9,15, 21,55,98 AGND Analog ground of internal circuit 31AVCCPositive power supply to internal circuit 48DGNDDigital ground of internal circuit 52AVEENegative power supply to internal circuit 46,47 33,32
19、SUBL1,SUBR1 SUBL2,SUBR2 Output pin for L/R channel SUB1/SUB2 Output RECR3,RECL3 51 MUTEOutside Mute Control PIN 72,73, 76,77, 78,79 80,81 INRA/RECR1,INLA/RECL1, INRB/RECR2,INLB/RECL2, INR10/RECR4,INL10/RECL4, INR11/RECR5,INL11/RECL5 Input pin of L/R channel (Input Selector)/ Output pin for L/R chann
20、el REC Output 44,45 34,35 SBRCIN,SBLCIN SRCIN,SLCIN 3rdMulti Input pin for SBL/SBR/SL/SR channel Volume that is able to swap SBR/SBL with SR/SL FR Pre-out,FL Pre-out, SR Pre-out, SL Pre-out, SBR Pre-out,SBL Pre-out Pre-output pin of FL/FR/SL/SR/SBL/SBR channel 23,19, 11, 7, 3, 99 187 NJW1194A(AUDIO:
21、IC3007,IC3011) NJW1194 2-CHANNELELECTRONICVOLUME WITHINPUTSELECTORANDTONECONTROL I I I IGENERALDESCRIPTION I I I IPACKAGEOUTLINE I I I IFEATURES G G G G G G G G G G G I I I IBLOCKDIAGRAM NJW1194V 188 2.FLDISPLAY FLD(19-ST-03GINK)(FRONT:FL601) PIN CONNECTION GRID ASSIGNMENT 189 ANODE CONNECTION 190 P
22、ARTS LIST OF P.C.B. UNIT s zParts for which nsp is indicated on this table cannot be supplied. zPart indicated with the mark is not illustrated in the exploded view. zThe parts listed below are for maintenance only, might differ from the parts used in the unit in appearances or dimensions. Note: The
23、 symbols in the column Remarks indicate the following destinations. E3 : U.S.A. & Canada model E2 : Europe model E1C : China model PCB 7CH_AMP ASSY Ref. No.Part No.Part NameRemarksQtyNew SEMICONDUCTORS GROUP Q401,40200D2710314903TR 2SA KTA1024YJ5001024Y0050S Q40300D2710318909TR 2SA 2N5401SJ520254010
24、010S Q40500D2710318909TR 2SA 2N5401SJ520254010010S Q40600D2730479909TR 2SC 2N5551SJ522255510010S Q407,40800D9600196302TR KTA1268BLJ5001268B0050S Q411,41200D2730471907TR 2SC KTC3206YJ5023206Y0050S Q413,41400D2710314903TR 2SA KTA1024YJ5001024Y0050S Q41500D2710318909TR 2SA 2N5401SJ520254010010S Q41800D
- 配套讲稿:
如PPT文件的首页显示word图标,表示该PPT已包含配套word讲稿。双击word图标可打开word文档。
- 特殊限制:
部分文档作品中含有的国旗、国徽等图片,仅作为作品整体效果示例展示,禁止商用。设计者仅对作品中独创性部分享有著作权。
- 关 键 词:
- Denon AVR3311 avr sm 维修 电路 原理图