Yamaha-HTR-5550-RDS-Schematic电路原理图.pdf

资源ID：91894 资源大小：5.52MB 全文页数：7页
资源格式： PDF 下载积分：18积分

会员登录下载

三方登录下载：

账号：
密码：
验证码：	换一换
当日自动登录忘记密码？

友情提示

1、下载资料失败解决办法

2、PDF文件下载后，可能会被浏览器默认打开，此种情况可以点击浏览器菜单，保存网页到桌面，就可以正常下载了。

3、本站不支持迅雷下载，请使用电脑自带的IE浏览器，或者360浏览器、谷歌浏览器下载即可。

4、本站资源下载后的文档和图纸-无水印,预览文档经过压缩，下载后原文更清晰。

5、试题试卷类文档，如果标题没有明确说明有答案则都视为没有答案，请知晓。

网站客服

侵权投诉

Yamaha-HTR-5550-RDS-Schematic电路原理图.pdf

ABCDEFGHIJKL RX-V530/RX-V530RDS/HTR-5550/HTR-5550RDS/DSP-AX530 RX-V430/RX-V430RDS/HTR-5540/HTR-5540RDS/DSP-AX430 67 SCHEMATIC DIAGRAM (FUNCTION 1/2) 1 2 3 4 5 6 7 8 9 # All voltages are measured with a 10M/V DC electric volt meter. # Components having special characteristics are marked s and must be replaced with parts having specifications equal to those originally installed. # Schematic diagram is subject to change without notice. x: NOT USED O:USED / APPLICABLE IC302: BD3811K1 Sound Processor 73, 74 VCR L/RCD-R L/R 71, 72 47k CD-R L/R 47k CD L/R 47k TUNER L/R 47k V-AUX L/R AUDIO INPUT 47k VCR L/R 47k D-TV L/R 47k DVD L/R -1 47k 47k INPUT ATT 0, -6, -12, -18dB BASS BOOST 0, 4, 8, 12dB BASS 14dB 2dB step TREBLE 14dB 2dB step OUTPUT GAIN 0.5 - 18dB 2dB step MASTER VOLUME 0 - 100dB 1dB step + + 79, 80 1, 2 77, 78 9, 10 7, 8 5, 6 3, 4 W L 47k C SW OUT DIGITAL CONTROL L R 19 17 6 CH INPUT FROM DSP TO DSP 47k + + RR 47k RL C OUT 47k + + R 47k L 16 15 13 14 24 22 RR OUT + + RL OUT 47k R 47k RL 47k RR 47k C 47k CH2 SW 2124262527284647 48 + + R OUT + + L OUT 35 36 38 37 57 55 -COM Hi Level 2.2V Low Level<1.0V IC303, 304: PC4570G2 Dual OP-Amp + OUT1 IN1 VCC +VCC OUT2 1 2 3 45 +IN1IN2 +IN2 + 6 7 8 IC305: MM74HC4053SJX Triple 2-Channel Analog Multiplexer 16 11 10 4 7 OUT/IN AX or AY VSS 8 GND C B A VCC 3 CY 5 CX 1 BY 2 BX IN/OUT 13 AY 12 AX TO Logic Level Conversion Logic Level Conversion Logic Level Conversion OUT/IN CX or CY OUT/IN BX or BY 9INH Logic Level Conversion Binary to 1 of 2 Decoders with INHBIT Binary to 1 of 2 Decoders with INHBIT Binary to 1 of 2 Decoders with INHBIT YG TG TB TC TG IC306: NJM78L05A-T3 Voltage Regulator INPUT OUTPUT GND Point 6 emitter of Q309 and collector of Q308 POWER ON (Connect the power cord) POWER OFF (Disconnect the power cord) A Q309 E B Q308 C Point 1 Pin 13 of IC301 MAIN CPU MUTE SOUND PROCESSOR RESET : RX-V530/RX-V530RDS/HTR-5550/HTR-5550RDS/DSP-AX530 only Page 68C1Page 68B1 Page 68B1 RX-V530/RX-V530RDS/HTR-5550/HTR-5550RDS/ DSP-AX530/HTR-5540RDS/RX-V430RDS: Page 72A4 RX-V430/HTR-5540/DSP-AX430: Page 73A4 Page 69F8 Page 69G8 Page 70F1Page 69 to OPERATION (1) A6 5 2 3 6 7 1 5 6 2 3 7 1 8 4 8 4 1 2 A B MAIN L CENTER L REAR L 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6.712.0 -6.712.1 5.6 0 4.9 4.9 0 -5.6 0 7.4 7.4 0 -7.4 -7.4 0 0 0 0 0 0 0 0 0 5.6 0 0 -5.6 0 0 0 0 0 0 0 0 -0.1 12.0 -12.0 0 0 0 12.0 -12.0 0 0.7 0 0 0.7 0 0 1.9 0 0 0 4.7 4.9 4.9 1.2 4.9 4.9 4.9 0.9 1.9 0.6 0 4.7 4.9 0 0.2 0 0 0 4.9 4.9 0 0.1 0 4.9 4.9 4.9 4.9 4.9 0 0 0 0 4.9 0 0 0 0 4.7 2.4 0 2.1 4.9 4.8 0.1 4.8 4.8 0 4.8 4.8 0 4.9 4.7 4.9 0.1 0.1 4.9 4.9 0 4.9 5.0 0 4.9 4.9 4.9 0 0 4.8 0 4.9 0 0 4.9 4.9 4.9 0 0 4.7 0 4.9 0.1 0.4 0 0 0 0 4.9 4.9 -11.9 0 0 0 0 6.8 13.3 0 0.7 5.6 0.7 13.3 13.3 12.6 0 5.6 6.87.3 4.9 5.6 0 0 4.9 4.7 0 0 RadioFans.CN 收音机爱好者资料库 RX-V530/RX-V530RDS/HTR-5550/HTR-5550RDS/DSP-AX530 RX-V430/RX-V430RDS/HTR-5540/HTR-5540RDS/DSP-AX430 A 1 2 3 4 5 6 7 8 9 BCDEFGHIJKL 68 SCHEMATIC DIAGRAM (FUNCTION 2/2) # All voltages are measured with a 10M/V DC electric volt meter. # Components having special characteristics are marked s and must be replaced with parts having specifications equal to those originally installed. # Schematic diagram is subject to change without notice. x: NOT USED O:USED / APPLICABLE IC551: LA7956 Video Switch 123456789 VIDEO OUT ABVIN1GNDVIN2VCCVIN3VIN4 DRIVER 6dB AMP CONTROL 4 INPUT 1 OUTPUT VIDEO SWITCH IC571: LC72722 RDS Decoder + + REFERENCE VOLTAGE 57kHz bpf (SCF) CCB TEST PLL (57kHz) ANTIALIASING FILTER SMOOTHING FILTER RAM (24 BLOCK DATA) ERROR CORRECTION (SOFT DECISION) SYNC/EC CONTROLLER SYNC DETECT-1 DATA DECODER CLOCK RECOVERY (1187.5Hz) MEMORY CONTROL OSC/DIVIDER VREF CLK(4.332MHz) SYNC DETECT-2 VDDA VSSD VDDD RDS-ID SYNC SYR VSSA MPX IN DO CL DI CE T1 T2 T3 T4 T5 T6 T7 X IN VREF FL OUT C IN X OUT 314 15 19 18 24 156 4 2 20 21 22 23 7 8 9 10 11 16 171312 VOLTAGE SELECTOR POWER RELAY : RX-V530/RX-V530RDS/HTR-5550/HTR-5550RDS/DSP-AX530 only Point 3 Pin 15 of IC571 Page 67C6Page 67C7Page 67C8 Page 71J2Page 71D1 Page 74I5 Page 74K3 3 0 -0.1 -0.1 0 21.2 -21.8 12.1 -13.2 AC 32.9 AC 20.1 AC 13.4 13.3 6.4 6.4 0 13.3 6.4 6.4 0 0.1 0 13.3 0.1 0.8 1.81.9 2.2 2.2 2.2 12.0 5.6 4.9 5.6 0 2.3 12.0 2.9 4.4 0 2.2 0 0 4.9 4.8 0 0 0 4.9 0 12.0 5.7 6.46.4 7.0 0 0.3 3.9 3.9 12.0 3.9 0 3.9 4.9 4.9 6.4 0 6.4 AM/FM TUNER RadioFans.CN 收音机爱好者资料库 ABCDEFGHIJKL RX-V530/RX-V530RDS/HTR-5550/HTR-5550RDS/DSP-AX530 RX-V430/RX-V430RDS/HTR-5540/HTR-5540RDS/DSP-AX430 69 SCHEMATIC DIAGRAM (OPERATION) 1 2 3 4 5 6 7 8 9 # All voltages are measured with a 10M/V DC electric volt meter. # Components having special characteristics are marked s and must be replaced with parts having specifications equal to those originally installed. # Schematic diagram is subject to change without notice. FL DRIVER IR REMOTE FL DISPLAY x: NOT USED O:USED / APPLICABLE IC701: LC75712E FLD FL Display Driver DI SHIFT REGISTER CG ROM DC RAM 64 CL63 CE 62 TEST56 VFL55 VDD60 VSS57 RES61 OSCI59 OSCO58 CG RAM AD RAM ADDRESS COUNTER ADDRESS REGISTER GRID CONTROL GRID REGISTER AM1 AM2 AM35 G1 G2 G10 G11 AA1 AA2 AA3 AA4/G16 AA5/G15 AA6/G14 AA7/G13 AA8/G12 BLINK GENERATOR DUTY GENERATOR BLINKCYCLE REGISTER DISPLAY CONTROL DISPLAY REGISTER DUTYCYCLE REGISTER CONTROL INSTRUCTION DECODER DIVIDER TIMING GENERATOR OSC 1 2 35 36 37 38 39 40 41 42 43 44 45 53 54 IC741, 742: PC4570G2 Dual OP-Amp + OUT1 IN1 VCC +VCC OUT2 1 2 3 45 +IN1IN2 +IN2 + 6 7 8 Page 67 to FUNCTION (1) F1 Page 67 to FUNCTION (1) I5 Page 67 to FUNCTION (1) I5 5 6 2 3 7 1 7 1 6 5 2 3 8 4 4 8 L 0 0 0 0 0 0 0 0 0 0 0 0 11.9 -12.0 -12.0 11.9 4.9 4.9 0 4.9 4.9 0.1 4.9 0 4.9 4.9 -28.1 2.5 2.5 -27.4 -27.4 0 0 -20.4 -20.4 -20.4 -20.4 -27.4 -29.4 -27.8 0 AC 5.8 -20.4 -28.1 4.9 4.9 4.9 4.9 4.9 4.9 4.9 4.9 4.9 RX-V530/RX-V530RDS/HTR-5550/HTR-5550RDS/DSP-AX530 RX-V430/RX-V430RDS/HTR-5540/HTR-5540RDS/DSP-AX430 A 1 2 3 4 5 6 7 8 9 BCDEFGHIJKL 70 SCHEMATIC DIAGRAM (DSP) # All voltages are measured with a 10M/V DC electric volt meter. # Components having special characteristics are marked s and must be replaced with parts having specifications equal to those originally installed. # Schematic diagram is subject to change without notice. IC601: MSM514260C-60JS 4Mbit DRAM Timing Generator I/O Controller Output Buffers Input Buffers Input Buffers Output Buffers I/O Controller Column Decoders RAS Refresh Control Clock 14 WE 13 9 9 LCAS29 UCAS A0A8 28 VCC20 VSS21 Sense Amplifiers I/O Selector Memory Cells OE 27 DQ9DQ16 Column Address Buffers Internal Addess Counter Row Address Buffers On Chip VBB Generater Row Deco- ders Word Drivers 9 9 1616 8 8 8 8 8 8 DQ1DQ8 8 8 IC602: PQ025EZ5MZP Regulator 1Vin3Vo 2Vc 5 GND IC603: PC29M33T-E1 Voltage Regulator 3OUTPUT 1INPUT 2GND Safety Drive Limiter Excessive Electric Current Protection Sudden Current Protection Starter Circuit Driver Standard Voltage Overheat Protection Amp. IC604: CS493292-CLR Audio Decoder Compressed Data Input Interface 17 37 38 32 44 43 42 39 40 41 3 3334352413223121 16151411109836 27 28 29 Digital Audio Input Interface RAM Input Buffer RAM Output Buffer 24-Bit DSP Processing Output Formatter STC RAM Program Memory RAM Data Memory RAM Program Memory RAM Data Memory Frame Shifter Input Buffer Controller Parallel or Serial Host Interface 25 26 PLL Clock Manager 30 31 22 185419762021 A0, SCCLK DATA7, EMAD7, GPIO7 DATA6, EMAD6, GPIO6 DATA5, EMAD5, GPIO5 DATA4, EMAD4, GPIO4 VD2 DGND2 DATA3, EMAD3, GPIO3 DATA2, EMAD2, GPIO2 DATA1, EMAD1, GPIO1 DATA0, EMAD0, GPIO0 A1, SCDIN RD, R/W, EMOE, GPIO10 WR, DS, EMWR, GPIO10 AUDATA3, XMT958 DGND1 VD1 MCLK SCLK LRCLK AUDATA0 AUDATA1 AUDATA2 DC DD RESET AGND VA FILT1 FILT2 CLKSEL CLKIN CMPREQ, LRCLKN2 7 8 9 10 11 12 13 14 16 15 17 18 19 20 21 22 23 24 25 26 27 2840 41 42 43 44 1 2 3 4 5 6 29 30 31 32 33 34 35 36 37 38 39 CS SCDIO, SCDOUT, PSEL, GPIO9 ABOOT, INTREQ EXTMEM, GPIO8 SDATAN1 VD3 DGND3 SCLKN1, STCCLK2 LRCLKN1 CMPDAT, SDATAN2, RCV958 CMPCLK, SCLKN2 IC605: NJM2904M Dual OP-Amp Q1 Q2Q3 Q9Q8 Q4 INPUTS OUTPUT V + Q6 Q5 Q10 Q11 Q12 Q7 Q13 4B13 4A12 4Y11 3B10 3A9 3Y8 1B 2 1Y 3 2A 4 2B 5 2Y 6 GND 7 IC606: TC74HCT00AF Quad 2-Input Nand Gate Vcc141A 1 IC607: TC74HCU04AF Hex Inverters 1A 1Y 2Y VCC 6A 1 2 3 411 2A6Y 5A 12 13 14 3A 3Y 5Y 4A 5 6 74Y8 9 10 GND CE COLUMN DECODER POWER DOWN OE I/O7 I/O6 A14 WE A13 A12 A11 A1 A0 IC608: CY62256LL Static RAM 512x512 ARRAY INPUT BUFFER ROW DECODER SENCE AMPS A7 A6 A5 A4 A10 A9 A8 A3 A2 I/O5 I/O4 I/O3 I/O2 I/O1 I/O0 IC609: XC9572XL-10TQ100C CPLD I/O Function Block 1 Macrocells 1 to 18 I/O Blocks JTAG Controller In-System Programming Controller Fast CONNECT II Switch Matrix I/O I/O I/O I/O I/O I/O I/O I/O/GCK I/O/GSR I/O/GTS 2 54 18 1 JTAG Port 1 3 3 Function Block 1 Macrocells 1 to 18 54 18 Function Block 1 Macrocells 1 to 18 54 18 Function Block 1 Macrocells 1 to 18 54 18 IC610: TC74HCT08AF Quad 2-Input And Gate Vcc14 4B13 4A12 4Y11 3B10 3A9 3Y8 1A1 1B2 1Y3 2A4 2B5 2Y6 GND7 IC614: AK4527BVQ 24bit CODEC Format Converter ADC LIN+ 39MCLK 6LRCK 4BICK 10DAUX 1SDOS 9SDTO 6SDTI1 7SDTI2 8SDTI3 HPF Audio I/F LIN- ADCHPF DAC LOUT1 DATTLPFMCLK LRCK BICK 6DOUT SDIN1 SDIN2 SDIN3 DAC ROUT1 DATTLPF DAC LOUT2 DATTLPF DAC ROUT2 DATTLPF DAC LOUT3 DATTLPF DAC ROUT3 DATTLPF 30 29 RIN+ RIN- 32 31 27 28 25 26 23 24 IC617621: PC4570G2 Dual OP-Amp + OUT1 IN1 VCC +VCC OUT2 1 2 3 45 +IN1IN2 +IN2 + 6 7 8 Point 4 Pin 2 of IC600 DSP REGULATOR PLD DECODER CODEC 4M DRAM DUTY CORRECTOR LEVEL CONVERT & SIGNAL DETECT 256K SRAM Page 67 to FUNCTION (1) E1 MAIN L (ANALOG IN) CENTER L REAR L 4 5.0 5.0 0.1 4.2 0.1 4.9 4.2 0.1 4.9 0.3 0.1 4.9 0.8 0.8 0.8 0.8 4.9 1.0 1.1 1.1 1.0 3.2 1.7 1.2 4.9 0.5 0.5 0.5 0.5 0.1 0.5 0.5 0.4 0.3 2.2 2.1 2.2 4.90.1 0.1 5.0 2.6 0.1 0.1 0.1 3.6 0.1 0 0.1 0.10.1 3.6 5.0 0.1 0.1 5.0 5.0 0.1 0.1 0.1 0 0.1 2.6 0.1 4.2 4.2 0.1 0.3 0 4.8 4.8 0.3 0.1 4.6 3.5 0.1 0.1 1.2 3.5 0.1 1.7 2.1 3.2 2.2 0.5 0.5 0.5 0.5 0.5 0.5 0.4 0.3 3.5 0.1 1.0 1.1 1.7 1.0 0.8 1.7 0 3.5 0.1 1.8 0.1 0.1 0.1 0.1 0.1 0.1 3.5 0.1 0.1 0.1 0.1 1.1 3.5 2.3 2.2 0.1 3.5 0 3.5 0.1 0.3 0.1 0.1 1.9 3.5 0.1 0.1 0.1 0.4 2.6 0.1 2.6 0.1 2.6 4.8 5.0 5.0 3.45.0 5.0 2.6 0.1 0.1 3.4 0.1 0.1 5.0 0.1 5.0 0.1 5.0 2.53.10.15.00.1 5.00 0.1 5.0 0.4 0 0.1 0.1 0.1 3.5 0.1 0.1 0.1 0.1 1.8 1.8 1.8 0.1 0.1 1.4 1.4 1.4 0 3.5 0.8 0.8 0.8 2.6 0.1 0.1 0.1 3.5 0.1 3.5 0.1 0.1 2.6 3.5 0.3 0.1 2.5 1.9 1.4 1.4 1.4 0.1 5.0 5.0 5.0 0 3.5 0 5.0 02.52.55.0 5.02.52.5 0 02.52.55.0 5.02.52.5 0 0 0 0 5.0 0 0 5.0 1.8 0 5.0 5.0 2.5 0 1.8 1.8 0 0 0 2.5 2.5 2.5 2.5 2.5 2.5 2.5 12.0 2.5 2.5 -12.0 2.5 2.5 2.5 2.5 5.0 -11.5 0 5.0 5.0 0 0 -11.5 0 0 -11.5 0.1 12.0 2.5 0.4 0.2 0.2 0.2 2.5 -12.0 2.5 2.5 2.5 12.0 -12.0 2.2 1.0 0.3 0.3 0.3 0.3 12.0 -12.0 1.1 1.1 0.4 0.3 0.4 0.3 12.0 -12.0 1.4 1.3 2.5 2.5 2.5 0.3 5.0 0.3 0.1 0.1 : RX-V530/RX-V530RDS/HTR-5550/HTR-5550RDS/DSP-AX530 only J model only (DSP-AX530/DSP-AX430) x: NOT USED O:USED / APPLICABLE RX-V530/RX-V530RDS/HTR-5550/HTR-5550RDS/DSP-AX530 RX-V430/RX-V430RDS/HTR-5540/HTR-5540RDS/DSP-AX430 A 1 2 3 4 5 6 7 8 9 BCDEFGHIJKL 72 SCHEMATIC DIAGRAM (MAIN 1/2) # All voltages are measured with a 10M/V DC electric volt meter. # Components having special characteristics are marked s and must be replaced with parts having specifications equal to those originally installed. # Schematic diagram is subject to change without notice. FRONT L POWER AMP REAR L POWER AMP REAR R POWER AMP CENTER POWER AMP RELAY DRIVER RELAY DRIVER RELAY DRIVER FRONT R POWER AMP Page 67I3Page 74D4 Page 74D6 Page 74H5 Page 74D6 Page 74D7Page 74D7 Page 74D8 RX-V530/RX-V530RDS/HTR-5550/HTR-5550RDS/DSP-AX530/RX-V430RDS/HTR-5540RDS only CENTER L REAR L 47.747.3 46.1 0 -0.6 46.1 47.3 -0.6 0 0 47.247.3 24.1 46.7 1.0 0 35.9 29.7 35.9 0 0 0 46.1 -0.6 46.1 47.3 -0.6 46.7 1.0 00 0 46.1 -0.6-0.6 46.1 47.3 46.7 1.0 00 46.1 -0.6-0.6 46.1 47.3 46.7 1.0 00 46.1 -0.6-0.6 46.1 47.3 46.7 1.0 00 0.5 1.0 -46.8 48.0 -47.9 -1.0 0 0 -1.0 -0.5 -49.7 47.7 0 -0.5 0 0 0 0.5 48.0 1.0 -1.0 -0.4 0.5 1.0 -46.8 48.0 -47.9 -1.0 0 0 -1.0 -0.5 -47.9 47.7 0 -0.5 0 0 0 0.5 48.0 1.0 -1.0 -0.4 0.5 1.0 -46.8 48.0 -47.8 -1.0 0 0 -1.0 -0.5 -47.9 47.7 0 -0.5 0 0 0 0.5 48.0 1.0 -1.0 -0.4 0.5 1.0 -46.8 48.0 -47.7 -1.0 0 0 -1.0 -0.5 -47.9 47.7 0 -0.5 0 0 0 0.5 48.0 1.0 -1.0 -0.4 0.5 1.0 -46.8 -46.8 -48.7 0 0.2 0.2 -32.3 48.0 -47.9 -47.7 -47.4 -47.7 -44.8 0 -31.3 -32.0 -32.5 -31.9 -48.7 -46.8 -1.0 0 0 -1.0 -0.5 -47.7 47.7 0 -0.5 0 0 0 0.5 48.0 1.0 -1.0 -0.4 22.7 0.2 0 0.2 0.8 0.6 0 0.6 0.6 -26.8 0.8 -28.7 -31.7 22.40.2 0.2 0 0.6 0 0 0.6 0 04.9 0 0 0 0 0 31.2 32.2 31.2 00 0 4.7 0 4.7 47.9 0 48.0 30.7 0 0.6 10.4 -28.7 0 0 0 10.8 22.70.210.8 Page 74E5 model Circuit No. C343, 344 371374, 376 C341, 342 351, 353, 354 R339, 340 351, 353, 354 Q251 X JU, CR, T, K, AB, G, L X X X X X X X X LTS0610-1009 V677110 0.01 UA65410 0.01 UA65410 0.022 UA65422 2.2 HV75322 2.2 HV75322 C1890AD/E VP88310 47K HF45747 10K HF45710 C1890AD/E VP88310 47K HF45747 10K HF45710 C1890AD/E VP88310 47K HF45747 10K HF45710 0.022 UA65422 LTS0410-3011 V842390 LTS0610-1009 V677110 LTS0410-3011 V842390 LTS0610-1009 V677110 LTS0410-3011 V842390 LTS0610-1007 V591200 LTS0410-3009 V842340 MTZJ10C VG43960 MTZJ12C VG44030 MTZJ6.8B VG43830 MTZJ12C VG44030 MTZJ6.8B VG43830 4.7 HF45347 2.2 HF45322 4.7 HF45347 2.2 HF45322 MTZJ12C VG44030 MTZJ6.8B VG43830 X XX XX Q253 Q252 TE351 TE331 D254 D253 R371, 372 R375 S 1 4 3 5 6 7 9 10 11 12 13 31 33 LimiterLimiter x: NOT USED O:USED / APPLICABLE ABCDEFGHIJKL RX-V530/RX-V530RDS/HTR-5550/HTR-5550RDS/DSP-AX530 RX-V430/RX-V430RDS/HTR-5540/HTR-5540RDS/DSP-AX430 73 SCHEMATIC DIAGRAM (MAIN 1/2) 1 2 3 4 5 6 7 8 9 # All voltages are measured with a 10M/V DC electric volt meter. # Components having special characteristics are marked s and must be replaced with parts having specifications equal to those originally installed. # Schematic diagram is subject to change without notice. FRONT L POWER AMP REAR L POWER AMP REAR R POWER AMP CENTER POWER AMP RELAY DRIVER RELAY DRIVER RELAY DRIVER FRONT R POWER AMP Page 67I3Page 74D4 Page 74D7Page 74D7 Page 74D8 Page 74H5 Page 74E5 RX-V530/HTR-5540/DSP-AX430 only CENTER L REAR L 47.747.3 46.1 0 -0.6 46.1 47.3 -0.6 0 0 47.247.3 24.1 46.7 1.0 0 35.9 29.7 35.9 0 0 0 46.1 -0.6 46.1 47.3 -0.6 46.7 1.0 00 0 46.1 -0.6-0.6 46.1 47.3 46.7 1.0 00 46.1 -0.6-0.6 46.1 47.3 46.7 1.0 00 46.1 -0.6-0.6 46.1 47.3 46.7 1.0 00 0.5 1.0 -46.8 48.0 -47.9 -1.0 0 0 -1.0 -0.5 -49.7 47.7 0 -0.5 0 0 0 0.5 48.0 1.0 -1.0 -0.4 0.5 1.0 -46.8 48.0 -47.9 -1.0 0 0 -1.0 -0.5 -47.9 47.7 0 -0.5 0 0 0 0.5 48.0 1.0 -1.0 -0.4 0.5 1.0 -46.8 48.0 -47.8 -1.0 0 0 -1.0 -0.5 -47.9 47.7 0 -0.5 0 0 0 0.5 48.0 1.0 -1.0 -0.4 0.5 1.0 -46.8 48.0 -47.7 -1.0 0 0 -1.0 -0.5 -47.9 47.7 0 -0.5 0 0 0 0.5 48.0 1.0 -1.0 -0.4 0.5 1.0 -46.8 -46.8 -48.7 0 0.2 0.2 -32.3 48.0 -47.9 -47.7 -47.4 -47.7 -44.8 0 -31.3 -32.0 -32.5-31.9 -

注意事项

本文（Yamaha-HTR-5550-RDS-Schematic电路原理图.pdf）为本站会员（cc518）主动上传，收音机爱好者资料库仅提供信息存储空间，仅对用户上传内容的表现方式做保护处理，对上载内容本身不做任何修改或编辑。若此文所含内容侵犯了您的版权或隐私，请立即通知收音机爱好者资料库（点击联系客服），我们立即给予删除！

温馨提示：如果因为网速或其他原因下载失败请重新下载，重复下载不扣分。