欢迎来到收音机爱好者资料库! | 帮助中心 忘不了收音机那份情怀!
收音机爱好者资料库
全部分类
  • 德国收音机>
  • 国产收音机>
  • 日本收音机>
  • 国外收音机>
  • 进口随身听>
  • 卡座/开盘/组合/收录机>
  • CD/VCD/DVD/MD/DAC>
  • DAT/LP唱机>
  • 功放/音响/收扩>
  • 老电视>
  • ImageVerifierCode 换一换

    Kenwood-DVFR5060S-cd-sm 维修电路原理图.pdf

    • 资源ID:156299       资源大小:1.33MB        全文页数:24页
    • 资源格式: PDF        下载积分:22积分
    会员登录下载
    三方登录下载: QQ登录
    账号:
    密码:
    验证码:   换一换
      忘记密码?
        
    友情提示
    2、PDF文件下载后,可能会被浏览器默认打开,此种情况可以点击浏览器菜单,保存网页到桌面,就可以正常下载了。
    3、本站不支持迅雷下载,请使用电脑自带的IE浏览器,或者360浏览器、谷歌浏览器下载即可。
    4、本站资源下载后的文档和图纸-无水印,预览文档经过压缩,下载后原文更清晰。
    5、试题试卷类文档,如果标题没有明确说明有答案则都视为没有答案,请知晓。

    Kenwood-DVFR5060S-cd-sm 维修电路原理图.pdf

    70%MULTIPLE DVD/VCD/CD PLAYERDV-605/DVF-R5060-SSERVICE MANUAL 2002-7 PRINTED IN KOREAB51-5802-00 (K/K) 1402In compliance with Federal Regulations, following are repro-duction of labels on, or inside the product relating to laserproduct safety.KENWOOD Corp. certifies this equipment conforms to DHHSRegulations No.21 CFR 1040. 10, Chapter 1, subchapter J.DANGER : Laser radiation when open and interlock defeated. AVOID DIRECT EXPOSURE TO BEAM.Caution : No connection of ground line if disassemble the unit. Please connect the ground line on rear panel, PCBs, Chassis and some others.760POWERON OFF4DISC SKIPSEQUENCEMODEDISC 1DISC 2DISC 3DISC 4DISC 5AUDIOOUTPUTVIDEOOUTPUTS-VIDEOOPTICALCOAXIALLRCOMPONENTVIDEO OUTPUTCrCbYCabinet panel *(A60-)Crystal Window *(B10-)DIN socket (E68-0018-08)Top cover *(A01-)Button *(K29-)Button *(K27-)Knob(POWER) *(K27-)Phono socket (E63-1244-08)AC power cord bushing (J42-0350-08)AC power cord (E30-7250-08)Phono socket (E63-1227-08)Oscillating module(GP1F32T)Phono socket (E63-1192-08)* Refer to parts list on page 19.RadioFans.CN 收音机爱 好者资料库Batteries(R6/AA) .(2) Please confirm that the following accessories are present. Audio video cord (Red, White, Yellow) .(1)(E30-2990-08) Remote control unit .(1)(A70-1570-08)Coaxial cable .(1)(E30-7235-08) DV-605/DVF-R5060-S2CONTENTS / ACCESSORIES / CAUTIONSCONTENTS / ACCESSORIES / CAUTIONS. 2DISASSEMBLY FOR REPAIR.3BLOCK DIAGRAM .4ADJUSTMENT.4PC BOARD . 5SCHEMATIC DIAGRAM . 11EXPLODED VIEW .17PARTS LIST.19SPECIFICATIONS .Back coverContentsAccessoriesCautionsThe marking of products using lasers(For countries other than U.S.A., U.S.-Military and Canada)The marking this product has been classified as Class 1. Itmeans that there is no danger of hazardous radiation outsidethe product.Location: Back panelCLASS 1LASER PRODUCTOperation to reset Please note that resetting the microprocessor clears thecontents stored in, it returns the microprocessor to the con-dition when it left the factory.1In Power ON condition, keep the DISC 3 key and the 4(Skip) key pressed at the same time.2When both keys are pressed, the region code of the unit,the software version, etc. will be displayed on the dis-play. (When nothing is done, the display of this informa-tion continues.) Example: 72. 14.02:053Press the DISC 4 key and the 44444 key at the same time.BYE will be shown on the display.4Press the POWER ON/OFF switch to go to Power OFF.5When Power ON is performed with the POWER ON/OFFswitch, the settings become the default factory settings.The microprocessor may fall into malfunction (impos-sibility to operate erroneous display, etc.) when thepower cord is unplugged while power is ON or due toan external factor. In this case, execute the followingprocedure to reset the microprocessor and return it tonormal condition.RadioFans.CN 收音机爱 好者资料库DV-605/DVF-R5060-S3DISASSEMBLY FOR REPAIR1.How to open the tray if it does not come out.(Fig.1)1. Remove the plastic plate.2. Turn the gear fully CCW using a flat driver and so on in thedrawing through the hole on the loading chassis bottom.3. Pull out the tray frontward by hand when it comes just out.2.How to remove the DVD mechanism. (Fig.2)1. Remove connectors (13and power switch lever.2. To separate the DVD mechanism, remove screws (4x4and pull it out backward.PLASTICPLATE2344441POWERSWITCHLEVERFig. 1Fig. 2+5VSFL ACFL AC-27VADDR+F-WEF-DEF-RESETADDR+D-RAS0-RDNOTWRDATA+D-CAS0-D-CAS1-F-CEF-OE(DRAM OE)+5V6STXDRXDRESET MAINIRQ2+3V3-RESETEXIT-DATAEXIT-BCLKEXIT-DATAVALIDEXT-PSTART/ERRORF/E SDATA+9V MOTOR VCC+9V MOTOR VCC+3.3V DIGITAL VCC+5V DIGITAL VCCF/E SCLPCM-DATADAC LATI25DAC SCKDSDDAC SDIDEMDAC MUTEBCSBWLPCM MCLKPCM LRCPCMCLKAUDIO MUTECVBS-OUTY-OUTC-OUTI (Y)-OUTI (Y)-OUTI (Y)-OUTP (Cr)-OUTP (Cb)-OUTP (Y)-OUTP SCAN CLKP SCAN DATAP SCAN STBVIA2-VIA8GNDSPDIFVIDEO MUTEPIXCLK-27MHZSDASCLL AUDIOR AUDIOF-OE(DRAM OE)DAC ZERODATA+AC CORD+9V ANALOG VCC-9V ANALOG VCC+5V DIGITAL VCC+3.3V DIGITAL VCC+9V MOTOR VCC5V FRONTIC91FLM29F400T-90N18MBITFLASH MEMORYIC41HY57V651610BLTC-8SDRAM-64MBITIC31125MHzIC21MPEGSTI5519IC61DACWM8728L.P.FL.P.FBA4560MUTEJK82LchRchMIXEDIC11PM0026PROGRASSIVEI/PTRDRIVER FOR75 ohm x2IC12PROGRASSIVE6CH/6dB/FORMM1568DVDSWITCHINGCVBS-VIDEOJK83AJK83BS-VIDEOYJK84CrCbRCA 3VJK87ON/OFFP SCANSWBUFFERCOAXIALJK81OPTICALIC85IC5174HCU04HEX INVERTERIC22EEPROMM24C02Q61RQ61LSMPSTVM MECHAF/E & MECHADV-605DV-605/DVF-R5060-S4BLOCK DIAGRAMADJUSTMENTNo. ITEM INPUT SETTINGOUTPUT SETTINGALIGNMENTPOINTALIGNMENTFORFIG.1ProgressiveY LEVEL100% COLOR BAR DISCConnect the oscilloscope toY output(JK84) with 75-ohms resistor. Output Mode: ProgressiveVR11Y-signal=1000mV100mVFIG.11000mV100mVY4.7s-2860714(100IRE)mVwhiteyellowcyangreenmagentaredblueblack71464151644332425212754Fig. 1Adjustment Method & Precautions1. Play Back 100% White Pattern2. Channel 2 : OSC Probe, Composite(JK83-A)3. Channel 1 : OSC Probe, Y(JK84) output Channel 2 : Trigger4. OSC Time / Div Control5. VR11Variable : See the Scope WaveDV-605/DVF-R5060-S5CIRCUIT DESCRIPTIONPin No.Pin NameI/OPin DescriptionPIOs and communication1PIO2(5) DAC SDIDEM IN/OUTI/ODAC data input and output.2PIO2(6) DAC MUTEB IN/OUTI/ODAC mute control.3PIO2(7) DAC CSBIWL OUTODAC chip select.6PIO3(0) PRO SCAN ON/OFFIP. Scan switch input.7PIO3(1) I/OUnused.8PIO3(2) OPROG-H9PIO3(3) OPM0026A (IC11) Clock10PIO3(4) IR REMOCONI/OIR Remote controller signal output (Unused).11PIO3(5) OPM0026A (IC11) data12PIO3(6)OPM0026A (IC11) STB13PIO3(7) DVD RESETI/OPower- on reset of front-end module.Front-end16B DATAII2S Data17B BCLKII2S Bit clock18B FLAGII2S Error flag19B SYNCI/OI2S Sector / ABS timeReserved20B WCLKI/OUnused.21B V4I/OUnused.22NRSS OUTI/OUnused.23VDD RGB-Supply voltage for RGB (+2.5VA).24VSS RGB-GNDVideo DAC25,26,27B/G/R (OUT)OB/G/R signal outputs.28V REF RGBIReference voltage input for DAC RGB.29I REF RGBIReference current input for DAC RGB.30VDD YCC-Supply voltage for YCC (+2.5VA).31VSS YCC-GND3234Y/C/CV (OUT)OY/C/CV signal outputs.35V REF YCCIReference voltage input for DAC YCC.36I REF YCCIReference current input for DAC YCC.PIOs and communication3946PI04(07)I/OYC(07)Audio DAC48VDD PCM-Supply voltage for PCM (+2V5).49VSS PCM-Ground for PCM.51DAC SCLK (BCK)ODAC over sampling clock.52DAC PCMOUT0 DATAODAC PCM data out 0.53DAC PCMOUT1ODAC PCM out 1 (unused).54DAC PCMOUT2ODAC PCM out 2 (unused).55DAC PCMCLKODAC PCM clock.56DAC LRCLKODAC PCM Left/Right clock.57SPDIF OUTOAudio digital data output.Shared memory interface6669SMI ADR(30)OSDRAM address bus.5863SMI ADR(49)OSDRAM address bus.7073SMI ADR(1013)OSDAM address bus.74SMI CS(0)OChip select bank 0.75SMI CS(1)-Unused.76SMI RASOSDRAM RAS77SMI CASOSDRAM CAS78SMI WEOSDRAM write enable.79SMI DQMLODQ MASK enable low.1. Pin Description of MPEG Processor (Main, IC21)DV-605/DVF-R5060-S6CIRCUIT DESCRIPTIONPin No.Pin NameI/OPin Description80SMI DQMUODQ MASK enable up.82SMI CLKINISDRAM clock input.8493SMI DATA(09)I/OSDRAM data bus.95SMI CLKOUTOSDRAM clock out.97102SDI DATA(1015)I/OSDRAM data bus.Reserved103ADC SCLKI/ODigital audio port clock (Unused).104ADC LRCLKI/OADC sample rate clock (Unused).105ADC DATAIADC digital audio data input (Unused).106ADC PCMCLKOCrystal input or master clock input (Unused).JTAG109TRSTITest reset from emulator module.110TMSITest mode select.111TDOOTest data out to emulator module.112TDIITest data input from emulator module.113TCKITest clock input from emulator module.Timers114PWM2I/OUnused.115PWM1I/OROM boot option port (voltage low = emulator booting).116PWM0I/OUnused.EMI Interface117CPU OEI/OFlash ROM output enable.118CPU PRO CLKOSDRAM clock (unused).Clock & Reset120PIX CLKI27MHz main clock input.122VDD PLL-Supply voltage for PLL (+2V5).123VSS PLL-Ground for PLL.124RESETIChip reset input.Interrupt125IRQ(2)IInterrupt request 2 from front-end module.126IRQ(1)IUnused.127IRQ(0)IUnused.EMI Interface128CPU BE(0)OBYTE0 Enable129CPU BE(1)OBYTE1 Enable130CPU RWOUnused.131CPU WAITIWait state (connected to ground)132CPU CE(3)OChip select bank 3133CPU CE(2)OChip select bank 2134CPU CE(1)OUnused.135CPU CE(0)OUnused.138CPU RAS1I/OUnused.139CPU CAS0OUnused.140CPU CAS1OUnused.141148CPU DATA(07)I/OFlash ROM data input/output (07).151158CPU DATA(815)I/OFlash ROM data input/output (815).161170CPU ADR(110)OFlash ROM address (110).173183CPU ADR(1121)OFlash ROM address (1121).PIOs and communication186PIO0(0) T STROBEI/OUART0 Data187PIO0(1) MOD SWI/OATAPI RD188PIO0(2) VFD STB OVFD strobe output.189PIO0(3) VFD CLK OVFD clock output.190PIO0(4) VFD DATA OUTOVFD data output.191PIO0(5) VFD DATA INIData input from VFD.DV-605/DVF-R5060-S7CIRCUIT DESCRIPTIONPin No.Pin NameI/OPin Description192PIO0(6) SLIDER SENSORI/ODetection port of slider sensor for DVD mechanism.OPEN/CLOSE (DRAWER POSITION )193PIO0(7) SLIDER INI/OControl port of slider (IN) for DVD mechanism.(DRAWER CCW/CTRL)194PIO1(0) SDAI/OSSCO Data (MTSR out / MRST in)195PIO1(1) SCLI/OSSCO Clock196PIO1(2) SLIDER OUTI/OControl port of slider (OUT) for DVD mechanism.(DRAWER CW CTRL)197PIO1(3) TXD(JIG)I/OUART2 TXD200PIO1(4) RXD(JIG)I/OUART2 RXD201PIO1(5) FRONT TXDII/OUART1 TXD202TRIGGER INI/OTrigger input from JIG.203TRIGGER OUTI/OTrigger output from JIG.204PIO2(0) VIDEO MUTEI/OVideo mute control.205PIO2(1) FRONT RXDI/OUART1 RXD206PIO2(2) AUDIO MUTEOAudio mute control.207PIO2(3) DAC LAT12S OUTODAC latch output.208PIO2(4) DAC SCKDSD OUTODAC system clock output.Power supply4,47,81,107VDD3 3-3.3V Power supply.136,159,18414,37,64,94119,149,171VDD2 5-2.5V Power supply.1985,15,38,50,6583,96,108,121VSS-GND137,150,160172,185,199Pin No.Pin NameI/ODescription1VDD3-Positive supply voltage (+3.3V) for pad ring.28VIB9VIB3IConnected to digital ground.911GND-Digital ground for core.1214VIB2VIB0IConnected to digital ground.15,16DOS1, DOS0IConnected to digital ground.1719TEST2TEST1IConnected to digital ground.20VDD3-Positive supply voltage (+3.3V) for pad ring.21VDD2-Digital positive supply voltage (+2.5V) for core.22AGND-Analog ground for D/A converter.23DAO YOY analog output.24AVDD2-Positive supply voltage (+2.5V) for D/A converter.25DAO BOCb analog output.26AGND-Analog ground for D/A converter.27DAO ROCr analog output.28AVDD2-Positive supply voltage (+2.5V) for D/A converter.29VREFIReference voltage input for 3DACs.30FSADJI/OCurrent source for full scale adjustment of 3DACs.31AVDD2-Positive supply voltage (+2.5V) for D/A converter.32VGOCompensation pin for gate voltage of DAC current cells.33AGND-Analog ground for D/A converter.34CLMPOUnused.35SPR7/V09OUnused.2. Pin Description of ICs2-1 Progressive Convert DAC : PM0026A (Main, IC11)DV-605/DVF-R5060-S8CIRCUIT DESCRIPTIONPin No.Pin NameI/ODescription36GND-Digital ground for core.3739SPR4/V06OMulti-purpose parallel output converted from serial data throughSPR6/V08MPU interface / pixel data output.40,41VDD3-Positive supply voltage (+3.3V) for pad ring.42GND-Digital ground for core.4345SPR1/V03OMulti-purpose parallel output converted from serial data throughSPR3/V05MPU interface / pixel data output.46SPR0/V02OMulti-purpose parallel output converted from serial data throughMPU interface (LSB) / pixel data output.47VO1OPixel data output.48VO0OPixel data output (LSB).49VDD3-Positive supply voltage (+3.3V) for pad ring.5052GND-Digital ground for core.53RMA5IAddress input for monitoring internal register (MSB).5456RMA4RMA2IAddress input for monitoring internal register.57GND-Digital ground for core.58CLKISystem clock input (27MHz).59SRPISystem reset input (negative).60VDD3-Positive supply voltage (+3.3V) for pad ring.61VDD2-Digital positive supply voltage (+2.5V) for core.62CSBIChip select input of MPU serial interface.63SDATAIData input of MPU serial interface.64SCLKIClock input of MPU serial interface.65RMA1IAddress input for monitoring internal register.66RMA0IAddress input for monitoring internal register (LSB).67CKPOL-Internal clock. polarity control input.68VIA9IPixel port A input (MSB).6976VIA8VIA1IPixel port A input77VIA0IPixel port A input (LSB).78NVSI/OActive low vertical sync.79NHSI/OActive low horizontal sync.80VDD3-Positive supply voltage (+3.3V) for pad ring.Pin No.Pin NameI/ODescription1,34VCC1,2-VCC2CINICroma input.3,15MUTE (1,2)OMute select (Unused).4,6VIN, YINIVideo input (Composite or Y).5YC MIX-YC MIX select (GND).7BIAS-Bias8,10,17,20,23,26,29,32GND-GND9,11NC-Unused.12CYINILuminance input13CLP-Input clamp select (Unused).14,16CbIN, CrINIComponent input.18CrOUT21CbOUT24CYOUTOSignal output.27YOUT30VOUT19CrSAG22CbSAG25CYSAGOSAG correction.28YSAG31VSAG33COUTOCroma output.2-2 Video Driver : MM1568 (Main, IC12)DV-605/DVF-R5060-S9CIRCUIT DESCRIPTIONPin No.Pin NameI/ODescription38CLKIThe system clock input. all other inputs are registered to the SDRAM onthe rising edge of CLK.37CKE-Controls internal clock signal and when deactivated, the SDRAM will beone of the states among power down, suspend or self refresh.19CS-Enables or disables all inputs except CLK, CKE, and DQM.20,21BA0,BA1-Selects bank to be activated during RAS activity.Selects bank to be read/written during CAS activity.2226Row address : RA0RA11, Column address : CA0CA72935A0A11-Auto-precharge flag : A1016,17,18WE,CAS,RAS-WE, CAS and RAS define the operation.15,39LDQM,UDQMI/OControls output buffers in read mode and masks input data in write mode.2,4,5,7,8,10,11,13,42,44,45,47,DQ0DQ15I/OMultiplexed data input/output pin.48,50,51,531,3,9,14,27,43,49VCC/VCC Q-Power supply for internal circuits and input buffers.6,12,28,41,46,52,54VSS/VSS Q-Ground terminal.36,40NC-Unused.2-3 64 Bit SDRAM : HY57V651620B (Main, IC31)Pin No.Pin NameI/ODescription18, 1625,48A0A18IAddress Inputs29,31,33,35,38,40,42,44DQ0DQ7I/OData Input/Outputs, Command Inputs30,32,34,36,39,41,43DQ8DQ14I/OData Input/Outputs45DQ15I/OData Input/Outputs or Address input26CE-Chip Enable28QE-Output Enable11WE-Write Enable12RP-Reset/Block Temporary Unprotect15RY/BYOReady/Busy/Output47BYTE-Byte/Word Organization37VCC-Supply Voltage27,46VSS-Ground2-4 Flash Memory : M29W800AT(Main, IC41)Pin No.Pin NameI/OPin Description1,3,5,9,11,13A0 to A5IData Inputs2,4,6,8,10,12Q0 to Q5OData Outputs7GND-Ground14VCC-Positive Supply VoltageAQLHHL2-5 HEX Inverter (Single Stage) : M74HCU04(IC51)Truth TableDV-605/DVF-R5060-S10CIRCUIT DESCRIPTIONPin No.Pin NameI/OPin Description1LRCINIDAC sample rate clock input : PCM input modeRight channel DSD bitstream input : DSD input mode2DINISerial audio data input : PCM input modeLeft channel DSD bitstream input : DSD input mode3BCKINIAudio data bit clock input.4MCLKIMaster clock input.5ZEROOInfinite zero detect flag.6DGND-Digital ground supply.7DVDD-Digital positive supply.8VOUTRORight channel DAC output.9AGND-Analog ground supply.10AVDD-Analog positive supply.11VOUTLOLeft channel DAC output.12VMIDOMid rail decoupling point.13VREFN-DAC negative reference.14VREFP-DAC positive reference.15CSBIWLISoftware mode : 3-wire serial control chip select Hardware mode : Input word length16MODEIControl mode selection.17MUTEB-Mute control. L = Mute on, H = Mute off18SDIDEM-Software mode : 3 or 2-wire serial control data inputHardware mode : De-Emphasis select19SCKDSDISoftware mode : 3 or

    注意事项

    本文(Kenwood-DVFR5060S-cd-sm 维修电路原理图.pdf)为本站会员(cc518)主动上传,收音机爱好者资料库仅提供信息存储空间,仅对用户上传内容的表现方式做保护处理,对上载内容本身不做任何修改或编辑。 若此文所含内容侵犯了您的版权或隐私,请立即通知收音机爱好者资料库(点击联系客服),我们立即给予删除!

    温馨提示:如果因为网速或其他原因下载失败请重新下载,重复下载不扣分。




    ADZZ
    关于我们 - 网站声明 - 网站地图 - 资源地图 - 友情链接 - 网站客服 - 联系我们

    copyright@ 2008-2025 收音机爱好者资料库 版权所有
    备案编号:鄂ICP备16009402-5号

    收起
    展开