FisherSLIM1800ServiceManual 电路原理图.pdf
-
资源ID:111009
资源大小:2.40MB
全文页数:30页
- 资源格式: PDF
下载积分:22积分
会员登录下载
三方登录下载:
友情提示
2、PDF文件下载后,可能会被浏览器默认打开,此种情况可以点击浏览器菜单,保存网页到桌面,就可以正常下载了。
3、本站不支持迅雷下载,请使用电脑自带的IE浏览器,或者360浏览器、谷歌浏览器下载即可。
4、本站资源下载后的文档和图纸-无水印,预览文档经过压缩,下载后原文更清晰。
5、试题试卷类文档,如果标题没有明确说明有答案则都视为没有答案,请知晓。
|
FisherSLIM1800ServiceManual 电路原理图.pdf
ADJUSTMENT LOCATIONS 5 MAIN PCB L3 L3 CT2 T2 T3 LA1823 FM/AM IF AM RF FM RF POWER AMP BA5417 POWER SUPPLY TUNER BLOCK DIAGRAM CD MECH SANYO DA11B3N CD LC72131 LA9240 LC78622NE LCD DISPLAY KEY BOARD 6 EQ LC75342 LA1823 FM/AM IF AM RF FM RF POWER AMP BA5417 POWER SUPPLY TUNER BLOCK DIAGRAM CD MECH SANYO DA11B3N CD LC72131 LA9240 LC78622NE LCD DISPLAY KEY BOARD 6 EQ LC75342 CN303 CN302 CN404 CN402 CN403 CN301 CN401 CNP901 CNP902 CN902 CN903 CN901 CNP401 L- OUT L- IN R- OUT R- IN CNP403 CNP402 CD DECK LEAF SWITCH WIRING DIAGRAM 7 MAIN PCB KEY PCB DISPLAY PCB CNP903 FM ANTENNA 75 T. S. D BSBS Vcc 30K30K 30K30K 4545 ST.BY FILTER 123456789101112131415 POWER GND PRE GND1 PRE GND2 BA5417 BPF Vtune FM Ant AM MONO R-OUTL-OUT FMST GND2 FM R V FM OSC MUTE DECODER PHASE COMP PILOT DET FM DET FFFFFFVCOST SW TRIG FM MIX AM R AM MIX AM OSC REG AM Ant OSC BUFFER VGND1 IF BUFFER SDST FM S-METER AM DET AGC FM IF AM IF AM/FM Mute IF Buff ST 10.7MHz V 450KHz CC2 F F CC1 123456789101112 AM OSC BuffCC 242322212019181716151413 LA1823 IC BLOCK DIAGRAMS 8 30VCC 29 VREF 28VIN4 27V 4 26Vo8 Vo725 24GND GND23 22 GND 21 Vo6 20 Vo5 19 V 3 18 VIN3 17 CD 16 RES 15REG IN REG OUT VIN2 V 2 Vo4 Vo3 GND GND GND Vo3 Vo1 V 1 VIN1 Mute Vcc - + Level shift BTL AMP 4 4 VCC - + BTL AMP 3 Level shift BTL AMP 1 1 BTL AMP Level shift Level shiftLevel shift 3 2 2 RegulatorRESET 1 2 3 4 5 6 7 8 9 10 11 12 13 14 11K11K 11K 11K G G G G LA6541D 9 FIN2 FIN1 E F TB _ TE TE TESI SCI TH TA _ TD TD JP TO FD + JP TGL TOFF TES HFL SLOF - CV + CV RFSM - RFS SLC SLI DGND FSC TBC NC SLC REF Microcontroller INTERFACE RF DET APC VCA I/V BAL VCA TE T.SERVO & T.LOGIC F.SERVO & F.LOGIC SPINDLE SERVOSLED SERVO RF Amp 47 48 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32313029282726252423222120191817 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 6463626160595857 56555453 52 51 5049 VCC1 LDS LDD BH1 PH1 LF2 VR REFI VCC2 FSS DRF CE DAT CL CLK DEF _ JP + SL - SL SLD SLEQ SPD _ SP SPG SP NC AGND _ FE FE _ FA FA _ FD LA9241M LC78622NE Slice level control VCO clock os cillator Clock control Synchronizaion dejection EFM demodulation t CLV digital servo Subcode separation OCRC Microprocessor interlace Servo command General-purpose ports Crystal oscillator system Timing generation L.P.F. 1- bit DAC 8 x oversamping digital fillors Digital attenuator Digital output interpolation and muting Billingual RAM address generator 2k k 8-bit RAM C1 and C2 error delection and correction Flag processing DEFI EFMIN FSEQ CLV+ CLV- V/P PW SBCK SBSY SFSY CS WRQ SQOUT CQCK COIN RWC C2F DOUT EFMO VVDD VVSS PDO ISET FR PCK TAI TST11 TEST1 TEST2 TEST3 TEST4 TEST5 VDD VSS HFL TES TOFF JP- JP+ RES TGL PCCL CONT1 CONT2 CONT3 CONT4 CONT5 EMPH/CONT6 EFLG 46M 4.2M XVSS F5X XIN XOUT XVDD RVSS RVDD MUTER/CONT8 RCHO LCHO MUTER/CONT7 LVSS LVDD 10 XIN XOUT FMIN AMIN CE DI CL DO VDD VSS BO1BO2BO3BO4IO1IO2 IFIN AOUT AIN PD UNIVERSAL COUNTER UNLOCK DETECTOR PHASE DETECTOR CHARGE PUMP REFERENCE DIVIDER SWALLOW COUNTER 1/16, 1/17 4bits 12bits PROGRAMMABLE DIVIDER DATA SHIFT REGISTER LATCH POWER ON RESET CCB I/F 1 2 LC72131, 72131M VDD Ko 0 Ko 7 OSC1 OSC2 Oscillator DividerDecoder Output circuit Key output timing signal generator VDDTESTVSS VDD OUT Fosc/12 LC7461M KI 0 Key entry circuit Key data register Custom code register KI 3 COC5 11 312430292827 5 6 7 8 9 10 11121314 15 16 17181920 21 22 23 24 25 26 LOUT LBASS2 LBASS1 0.1 F 2700pFLTRE 3.7K 0.1 F LIN 1 F LSELO + RBASS2 RBASS1 0.1 F 3.7K 0.1 F ROUT 2700pFRTRE RIN 1 F RSELO + + - + - + - + - + - + - + - + - + - 2.2 F PA VSS TEST CE D1 CL Micro- controller VDD Vref + NC + 2.2 F PA + LVref RVref CCB interface Control circuit Logic circuit Control circuit 1 F L4 + 1 F L3 + 1 F L2 + 1 F L1 + NC NC R1 R2 R3 R4 1 F + 1 F + 1 F + 1 F + + - LC75342,75342M 12